Using The iSBC™ 957
Execution Vehicle For Executing
8086 Program Code

Joe Barthmaier
OEM Microcomputer Systems Applications

November 1978
I. INTRODUCTION
The iSBC 957 Intellec—iSBC 86/12 Interface and Execution Package contains the hardware and software required to interface an iSBC 86/12 Single Board Computer with an Intellec Microcomputer Development System. The iSBC 957 package gives the 8086 user the capability to develop software on an Intellec System and then debug this software on an iSBC 86/12 board using a program download capability and an interactive system monitor. The 8086 user has all the capabilities of the Intellec system at his disposal and has the powerful iSBC 86/12 system monitor commands to use for debugging 8086 programs.

The iSBC 86/12 board is an Intel 8086 based processor board which, in addition to the processor, contains 32K bytes of dual port RAM, sockets for up to 16K bytes of ROM/EPROM, a serial I/O port, 24 parallel I/O lines, 2 programmable counters, 9 levels of vectored priority interrupts, and an interface to the MULTIBUS™ system bus. The iSBC 957 package consists of monitor EPROMs for the iSBC 86/12 board, Loader software for the Intellec system, four (4) cable assemblies, assorted line drivers and terminators, and signal adapters. The iSBC 957 package provides the capability of downloading and uploading program and data blocks between an iSBC 86/12 board and an Intellec system. In addition, monitor commands and displays may be input and viewed from the Intellec system console. The iSBC 957 package, when used with the iSBC 86/12 board and an Intellec Microcomputer Development System, provides the user with the capability to edit, compile or assemble, link, locate, download, and interactively debug programs for the 8086 processor. The iSBC 957 package and the iSBC 86/12 board form an excellent “execution vehicle” for users developing software for the 8086 processor regardless of whether the users are 8086 component users or iSBC 86/12 board users. Using the iSBC 957 package 8086 programs may be debugged at the full 5 MHz speed of the processor. The recommended hardware for the execution vehicle is an iSBC 660 system chassis with an 8 card slot backplane and power supply, an iSBC 032 32K byte RAM memory board, the iSBC 957 package, and the iSBC 86/12 board.

This application note will describe how the iSBC 957 package may be used to develop and debug 8086 programs. First a description of the iSBC 86/12 board will be presented. Readers familiar with the iSBC 86/12 board may want to skip this section. Next follows a detailed description of the iSBC 957 package and the iSBC 86/12 system monitor commands. A program example of a matrix multiplication routine will then be presented. This example will contain both assembly language and PL/M-86 procedures. The steps required to compile, assemble, link, locate and debug the program code will be explained in detail. A typical debugging session using the iSBC 86/12 system monitor will be presented.

II. THE iSBC™ 86/12 SINGLE BOARD COMPUTER
The iSBC 86/12 Single Board Computer, which is a member of Intel's complete line of ISBC 80/86 computer products, is a complete computer system on a single printed-circuit assembly. The iSBC 86/12 board includes a 16-bit central processing unit (CPU), 32K bytes of dynamic RAM, a serial communications interface, three programmable parallel I/O ports, programmable timers, priority interrupt control, MULTIBUS control logic, and bus expansion drivers for interface with other MULTIBUS compatible expansion boards. Also included is dual port control logic to allow the iSBC 86/12 board to act as a slave RAM device to other MULTIBUS masters in the system. Provision is made for user installation of up to 16K bytes of read only memory. Figure 1 contains a block diagram of the iSBC 86/12 board and in Appendix A is a simplified logic diagram of the iSBC 86/12 board.

Central Processing Unit
The central processor for the iSBC 86/12 board is Intel's 8086, a powerful 16-bit H-MOS device. The 225 sq. mil chip contains 29,000 transistors and has a clock rate of 5MHz. The architecture includes four (4) 16-bit byte addressable data registers, two (2) 16-bit memory base pointer registers and two (2) 16-bit index registers, all accessed by a total of 24 operand addressing modes for complex data handling and very flexible memory addressing.

Instruction Set — The 8086 instruction repertoire includes variable length instruction format (including double operand instructions), 8-bit and 16-bit signed and unsigned arithmetic operators for binary, BCD and unpacked ASCII data, and iterative word and byte string manipulation functions. The instruction set of the 8086 is a functional superset of the 8080A/8085A family and with
available software tools, programs written for the 8080A/8085A can be easily converted and run on the 8086 processor.

Architectural Features — A 6-byte instruction queue provides pre-fetching of sequential instructions and can reduce the 1.2 µ sec minimum instruction cycle to 400 nsec by having the instruction already in the queue.

The stack oriented architecture facilitates nested sub-routines and co-routines, reentrant code and powerful interrupt handling. The memory expansion capabilities offer a 1 megabyte addressing range. The dynamic relocation scheme allows ease in segmentation of pure procedure and data for efficient memory utilization. Four segment registers (code, stack, data, extra) contain program loaded offset values which are used to map 16-bit addresses to 20-bit addresses. Each register maps 64K-bytes at a time and activation of a specific register is controlled explicitly by program control and is also selected implicitly by specific functions and instructions.

Bus Structure
The iSBC 86/12 board has an internal bus for communicating with on-board memory and I/O options, a system bus (the MULTIBUS) for referencing additional memory and I/O options, and the dual-port bus which allows access to RAM from the on-board CPU and the MULTIBUS System Bus. Local (on-board) accesses do not require MULTIBUS communication, making the system bus available for use by other MULTIBUS masters (i.e. DMA devices and other single board computers transferring to additional system memory). This feature allows true parallel processing in a multiprocessor environment. In addition, the MULTIBUS interface can be used for system expansion through the use of other 8- and 16-bit iSBC computers, memory and I/O expansion boards.

RAM Capabilities
The iSBC 86/12 board contains 32K-bytes of dynamic read/write memory. Power for the on-board RAM and refresh circuitry may be optionally provided on an auxiliary power bus, and
memory protect logic is included for RAM battery backup requirements. The iSBC 86/12 board contains a dual port controller which allows access to the on-board RAM from the iSBC 86/12’s CPU and from any other MULTIBUS master via the system bus. The dual port controller allows 8- and 16-bit accesses from the MULTIBUS System Bus and the on-board CPU transfers data to RAM over a 16-bit data path. Priorities have been established such that memory refresh is guaranteed by the on-board refresh logic and that the on-board CPU has priority over MULTIBUS requests for access to RAM. The dual-port controller includes independent addressing logic for RAM access from the on-board CPU and from the MULTIBUS system bus. The on-board CPU will always access RAM starting at location 00000H. Address jumpers allow on-board RAM to be located starting on any 8K-byte boundary within a 1 megabyte address range for accesses from the MULTIBUS system bus. In conjunction with this feature, the iSBC 86/12 board has the ability to protect on-board memory from MULTIBUS access to any contiguous 8K-byte segments. These features allow multi-processor systems to establish local memory for each processor and shared system (MULTIBUS) memory configurations where the total system memory size (including local on-board memory) can exceed 1 megabyte without addressing conflicts.

EPROM/ROM Capabilities

Four sockets are provided for up to 16K-bytes of non-volatile read only memory on the iSBC 86/12 board. Configuration jumpers allow read only memory to be installed in 2K, 4K, or 8K increments.

On-board ROM is accessed via 16 bit data paths. System memory size is easily expanded by the addition of MULTIBUS compatible memory boards available in the iSBC 80/86 family.

Parallel I/O Interface

The iSBC 86/12 board contains 24 programmable parallel I/O lines implemented using the Intel 8255A Programmable Peripheral Interface. The system software is used to configure the I/O lines in any combination of unidirectional input/output and bidirectional ports.

Therefore, the I/O interface may be customized to meet specific peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 24 programmable I/O lines and signal ground lines are brought out to a 50-pin edge connector that mates with flat, woven, or round cable.

Serial I/O

A programmable communications interface using the Intel 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the iSBC 86/12 board. A software selectable baud rate generator provides the USART with all common communication frequencies. The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The RS232C compatible interface on each board, in conjunction with the USART, provides a direct interface to RS232C compatible terminals, cassettes, and asynchronous and synchronous modems. The RS232C command lines, serial data lines, and signal ground line are brought out to a 26 pin edge connector that mates with RS232C compatible flat or round cable. The iSBC 530 teletypewriter adapter provides an optically isolated interface for those systems requiring a 20 mA current loop. The iSBC 530 adapter may be used to interface the iSBC 86/12 board to teletypewriters or other 20 mA current loop equipment.

Programmable Timers

The iSBC 86/12 board provides three independent, fully programmable 16-bit interval timers/event counters utilizing the Intel 8253 Programmable Interval Timer. Each counter is capable of operating in either BCD or binary modes. Two of these timers/counters are available to the systems designer to generate accurate time intervals under software control. Routing for the outputs and gate/trigger inputs of two of these counters is jumper selectable. The outputs may be independently routed to the 8259A Programmable Interrupt Controller and to the I/O line drivers associated with
the 8255A Programmable Peripheral Interface, or may be routed as inputs to the 8255A chip. The gate/trigger inputs may be routed to I/O terminators associated with the 8255A or as output connections from the 8255A. The third interval timer in the 8253 provides the programmable baud rate generator for the iSBC 86/12 RS232C USART serial port. In utilizing the iSBC 86/12, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given time delay or count is needed, software commands to the programmable timers/event counters select the desired function.

The contents of each counter may be read at any time during system operation with simple read operations for event counting applications, and special commands are included so that the contents can be ready “on the fly”.

MULTIBUS™ and Multimaster Capabilities
The MULTIBUS system bus features asynchronous data transfers for the accommodation of devices with various transfer rates while maintaining maximum throughput. Twenty address lines and sixteen separate data lines eliminate the need for address/data multiplexing/demultiplexing logic used in other systems, and allow for data transfer rates up to 5 megawords/sec. A failsafe timer is included in the iSBC 86/12 board which can be used to generate an interrupt if an addressed device does not respond within 6 msec.

Multimaster Capabilities — The iSBC 86/12 board is a full computer on a single board with resources capable of supporting a great variety of OEM system requirements. For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPUs and/or controllers logically sharing system tasks through communication over the system bus), the iSBC 86/12 board provides full MULTIBUS arbitration control logic. This control logic allows up to three iSBC 86/12 boards or other bus masters, including iSBC 80 family MULTIBUS compatible 8-bit single board computers, to share the system bus in serial (daisy chain) priority fashion, and up to 16 masters to share the MULTIBUS with the addition of an external priority network. The MULTIBUS arbitration logic operates synchronously with a MULTIBUS clock (provided by the iSBC 86/12 board or optionally provided directly from the MULTIBUS System Bus) while data is transferred via a handshake between the master and slave modules. This allows different speed controllers to share resources on the same bus, and transfers via the bus proceed asynchronously. Thus, transfer speed is dependent on transmitting and receiving devices only. This design prevents slow master modules from being handicapped in their attempts to gain control of the bus, but does not restrict the speed at which faster modules can transfer data via the same bus. The most obvious applications for the master-slave capabilities of the bus are multiprocessor configurations, high speed direct memory access (DMA) operations, and high speed peripheral control, but are by no means limited to these three.

Interrupt Capability
The iSBC 86/12 board provides 9 vectored interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line which is directly tied to the 8086 CPU. This interrupt cannot be inhibited by software and is typically used for signalling catastrophic events (e.g., power failure).

The Intel 8259A Programmable Interrupt Controller (PIC) provides vectoring for the next eight interrupt levels.

The PIC accepts interrupt requests from the programmable parallel and serial I/O interfaces, the programmable timers, the system bus, or directly from peripheral equipment. The PIC then determines which of the incoming requests is of the highest priority, determines whether this request is of higher priority than the level currently being serviced, and, if appropriate, issues an interrupt to the CPU. Any combination of interrupt levels may be masked, via software, by storing a single byte in the interrupt mask register of the PIC. The PIC generates a unique memory address for each interrupt level. These addresses contain unique instruction pointers and code segment offset values (for expanded memory operation) for each interrupt level. In systems requiring additional interrupt levels, slave 8259A PIC’s may be interfaced via the MULTIBUS system bus, to generate additional vector addresses, yielding a total of 65 unique interrupt levels.

Interrupt Request Generation — Interrupt requests may originate from 16 sources. Two jumper selectable interrupt requests can be automatically generated by the programmable peripheral interface.

Two jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU or a character is ready to be transmitted.
A jumper selectable request can also be generated by each of the programmable timers. Eight additional interrupt request lines are available to the user for direct interface to user designated peripheral devices via the system bus, and two interrupt request lines may be jumper routed directly from peripherals via the parallel I/O driver/terminator section.

**Power-Fail Control**

Control logic is also included to accept a power-fail interrupt in conjunction with the AC-low signal from the iSBC 635 Power Supply or equivalent.

**Expansion Capabilities**

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards. High speed integer and floating point arithmetic capabilities may be added by using the iSBC 310 high speed mathematics unit. Memory may be expanded to 1 megabyte by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O expansion boards. Mass storage capability may be achieved by adding single or double density diskette controllers. Modular expandable backplanes and card cages are available to support multiboard systems.

### III. THE iSBC™ 957 PACKAGE

The iSBC 957 Intellec—iSBC 86/12 Interface and Execution Package extends the software development capabilities of the Intellec Microcomputer Development systems to the Intel 8086 CPU. Programs for the 8086 may be written in PL/M-86 and/or assembly language and compiled or assembled on the Intellec system. These programs may then be downloaded from an Intellec ISIS-II disk file to the iSBC 86/12 board for execution and debug. The programs will execute at the full 5 MHz clock rate of the 8086 CPU with no speed degradation caused by the iSBC 957 hardware or software. Special communication software allows transparent access to the powerful interactive debug commands in the iSBC 86/12 monitor from the Intellec console terminal. These debug commands include single-step instruction execution, execution with breakpoints, memory and register displays, memory searches, comparison of two memory blocks and several other commands. After a debugging session, the debugged program code may be uploaded from the iSBC 86/12 board to an Intellec ISIS-II disk file.

The iSBC 957 Intellec—iSBC 86/12 Interface and Execution Package consists of the following:

a. Four Intel 2716 EPROMs which contain the system monitor program for the iSBC 86/12 board.

b. An ISIS-II diskette containing loader software for execution in the Intellec which provides for communications between the user or an Intellec ISIS-II file and the iSBC 86/12 board. Also included on the diskette are a library of routines for system console I/O.

c. Four cable assemblies used for transmitting commands, code and data between the iSBC 86/12 board and the Intellec system.

d. An iSBC 530 adapter assembly which converts serial communications signals from current loop to RS232C.

e. Line drivers and terminators used for the iSBC 86/12 parallel ports.

f. A small printed circuit board which is plugged into an iSBC 86/12 receiver/terminator socket and is used when program code is downloaded or uploaded using the parallel cable.

### iSBC™—Intellec™ Configurations

There are two distinct functional configurations for the iSBC 957 package; one configuration for the Intellec Series II, Models 220 or 230 development systems and another for the Intellec 800 series development systems.

### Intellec Series II System Configurations

When used with Intellec Series II Model 220 or 230 systems, a set of cables are used to connect the serial I/O port edge connector on the iSBC 86/12 board and the SERIAL 1 output port on the Intellec system. This configuration is shown in Figure 2. How this system functions is explained in the following paragraphs.

The SERIAL 1 port on the Intellec Series II Model 220 or 230 system is an RS232 port which is designed for use with a data terminal. This port may be used on the Intellec system for interfacing to RS232 devices such as CRT terminals or printers. The serial ports on the iSBC 86/12 board and the Intellec systems are connected as shown in the Figure 2. The flat ribbon cable connected to the iSBC 86/12 board has an edge connector for connecting to the board on one end and a standard RS232 connector on the other end. The second cable, the RS232 Up/Down Load cable, has an RS232 connector on each end. This cable, however,
is not a standard cable with the RS232 signals bussed between identically numbered pins on each of the connectors. The schematic for the cable is shown in Figure 3. Note that the TXD (transmit data) and the RXD (receive data) and the RTS (ready to send) and the CTS (clear to send) signals have been crossed. This is done because both the Intellec system and the iSBC 86/12 board are configured to act as data sets which are communicating with data terminals. Swapping these signals permits the units to communicate directly with no modifications to the Intellec or iSBC 86/12 systems themselves.

The software in the Intellec system accepts characters output from the iSBC 86/12 board through the Intellec SERIAL 1 port. The software then outputs these characters on the CRT monitor built into the Intellec Series II Model 220 or 230. In a similar fashion, characters input from the Intellec key-

board are passed down the serial link to the iSBC 86/12 monitor program. The integrated CRT monitor and keyboard on the Intellec system then becomes the “virtual terminal” of the iSBC 86/12 monitor program. If this were the only function of the iSBC 957 package, there would be no real benefit to the user. However, when the “virtual terminal” capability is combined with the capability to download and upload program code and data files between the Intellec ISIS-II file system and the iSBC 86/12 board, a very powerful software development tool is realized. The software in the Intellec system must examine the commands which are input from the keyboard and in the case of the LOAD and TRANSFER commands (see later sections for details on monitor commands), the software must open and read or write ISIS-II disk files.

Transfer rates using Intellec Series II Model 220 or 230 system are 9600 baud when transferring hexadecimal object files to or from a disk file and 600 baud when transferring commands between the iSBC 86/12 board and the CRT monitor and keyboard. With a 9600 baud transfer rate, it is possible to load 64K bytes of memory in about four minutes.

**Intellec 800 System Configurations**

The iSBC 957 package may be used with the Intellec 800 system in four different configurations. These four configurations are determined by two
variables. The first variable is whether the iSBC 86/12 board is connected to the Intellec 800 TTY port or to the Intellec 800 CRT port. The second variable is whether or not a parallel cable is used for uploading and downloading hexadecimal object files. Figures 4A and 4B illustrate the four configurations.

In Figure 4A, the configuration shows the TTY port of the Intellec 800 system connected to the iSBC 86/12 serial port using two cables and an iSBC 530 teletypewriter adapter. The TTY port of the Intellec 800 system is designed for using a teletypewriter as the Intellec console device. To use this port for communication with the iSBC 86/12 board, the current loop TTY signal must be converted to an RS232 compatible voltage signal. This function is performed by the iSBC 530 adapter. The cable which connects the Intellec 800 system to the iSBC 530 adapter performs a function similar to the RS232 Up/Down Load cable described above. A schematic for this cable and all other components of the iSBC 957 package are included with the delivered product.

The transfer rate for both commands and data when the TTY port is connected to the iSBC 86/12 board is 110 baud. This means to download even moderately sized programs would require large amounts of time, several minutes or even hours. However, much faster times may be achieved by using the parallel ports of the iSBC 86/12 board and the Intellec system for downloading program files. This parallel port used on the Intellec 800 system is the output port labeled PROM which is normally used with the Universal Prom Pro-

![Diagram](image)

Figure 4A, 4B. Intellec™ 800—iSBC™ 86/12 Configurations
A cable is connected between the Intellec PROM port and the parallel I/O port, J1 of the iSBC 86/12 board. Parallel port B of the iSBC 86/12 board is used for the 8-bit byte transfers from the Intellec system to the iSBC 86/12 board, port A is used for the byte transfers from the iSBC 86/12 board to the Intellec system and port C is used for controlling the byte transfers. A special status adapter piggyback board must be inserted into a receiver/terminator socket of the iSBC 86/12 board. This status adapter circuit is required to provide the necessary handshaking signals from the iSBC 86/12 parallel ports to the Intellec PROM port.

The transfer rate achieved when downloading and uploading hexadecimal object files with the parallel cable is approximately 1,000 bytes per second. The time required to load 64K bytes of memory is approximately 2½ minutes.

Figure 4B shows a configuration with the Intellec 800 CRT port connected to the serial port of the iSBC 86/12 board. The TTY port of the Intellec 800 system is connected to a teletypewriter or some other current loop device to act as a system console. The optional parallel load cable is also shown. The cables used for this configuration are the same as those used with the Intellec Series II Configurations. Command transfer rates require 110 baud because the TTY port of the Intellec 800 system is used for communicating with the console device. However, hexadecimal object files can be loaded at 9600 baud since this operation uses only the Intellec to iSBC 86/12 RS232 link.

It is also possible to download files with the parallel cable, this mode being somewhat faster than the serial download mode (2½ minutes versus four minutes for 64K bytes of memory). Table I contains a summary of the command and memory transfer rates for each of the Intellec-iSBC 86/12 configurations.

Comparing the Intellec 800 configurations shown in Table I and in Figures 4A and 4B it should be noted:

1. Using the TTY port (Figure 4A) of the Intellec 800 system for communications with the iSBC 86/12 board (essentially) requires installation of the parallel cable and jumper modifications for downloading and uploading files, and thus, prevents the use of the parallel ports for other I/O functions.

2. Using the CRT port (Figure 4B) of the Intellec 800 system for communication with the iSBC 86/12 board provides for a fast serial download capability, thus freeing the parallel ports for other uses. However, this configuration requires a teletypewriter or a CRT capable of accepting a current loop input signal as the Intellec system console.

<table>
<thead>
<tr>
<th><strong>Effective Command Rate</strong></th>
<th><strong>Load / Transfer Rate</strong></th>
<th><strong>Approximate Time to Load 64K bytes of Memory</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Intellec Series II 220/230</strong></td>
<td><strong>Intellec 800</strong></td>
<td><strong>Intellec 800</strong></td>
</tr>
<tr>
<td><strong>SERIAL PORT TO iSBC 86/12</strong></td>
<td><strong>TTY PORT TO iSBC 86/12</strong></td>
<td><strong>CRT PORT TO iSBC 86/12</strong></td>
</tr>
<tr>
<td>600 Baud</td>
<td>110 Baud</td>
<td>110 Baud*</td>
</tr>
<tr>
<td>9600 Baud</td>
<td>N/A</td>
<td>1K bytes/sec**</td>
</tr>
<tr>
<td>4 minutes</td>
<td>5 hours</td>
<td>4 minutes**</td>
</tr>
<tr>
<td>N/A</td>
<td>2.5 minutes</td>
<td></td>
</tr>
</tbody>
</table>

*The actual baud rate of the Intellec—iSBC 86/12 link is 9600 baud, but the effective command rate is determined by the slower Intellec—console serial link.

**Transmission rate over the parallel link is determined by the speed of the two processors and is approximately 1K bytes per second.

IV. THE iSBC 957—iSBC 86/12 MONITOR PROGRAM

The iSBC 86/12 monitor program is an EPROM resident program which facilitates debugging of user written programs. The monitor program used in the iSBC 86/12 board with the iSBC 957 package is the same monitor program written to interface the iSBC 86/12 directly to an RS232C data terminal. When interfaced directly to a terminal, the iSBC 86/12 board functions in a stand-alone environment communicating directly with the user via the data terminal. A user may use the monitor for entering small programs in hexadecimal format, executing a program, examining registers and memory contents, etc.

To use the monitor program with an Intellec system, the proper cables must be installed and the iSBC 957 Loader program must be loaded into Intellec memory and executed. The Loader program is resident on a file named SBC861, and when executed, the Loader outputs a sign-on message. Next, the iSBC 86/12 monitor program must be started and the baud rate of the iSBC 86/12 to Intellec serial communications link must be determined. This is done by pressing the RESET switch on the chassis.
### Table 2
**MONITOR COMMAND LIST**

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>FUNCTION AND SYNTAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>L Load Hex Object File</td>
<td>Loads hexadecimal object file from Intellec into iSBC 86/12 memory using serial (S) or parallel (P) mode.</td>
</tr>
<tr>
<td>T Transfer Hex Object File</td>
<td>Transfers blocks of iSBC 86/12 memory to Intellec as a hex object file using serial (S) or parallel (P) mode.</td>
</tr>
<tr>
<td>E Exit</td>
<td>Exits the loader program and returns to ISIS.</td>
</tr>
<tr>
<td>N Single Step</td>
<td>Executes one user program instruction.</td>
</tr>
<tr>
<td>G Go</td>
<td>Transfers control of the 8086 CPU to the user program with up to 2 optional breakpoints.</td>
</tr>
<tr>
<td>S Substitute Memory</td>
<td>Displays/modifies memory locations in byte or word format.</td>
</tr>
<tr>
<td>X Examine/Modify Register</td>
<td>Displays/modifies 8086 CPU registers.</td>
</tr>
<tr>
<td>D Display Memory</td>
<td>Displays contents of a memory block in byte or word format.</td>
</tr>
<tr>
<td>M Move</td>
<td>Moves contents of a memory block.</td>
</tr>
<tr>
<td>C Compare</td>
<td>Compares two memory blocks.</td>
</tr>
<tr>
<td>F Find</td>
<td>Searches a memory block for a byte or word constant.</td>
</tr>
<tr>
<td>H Hex Arithmetic</td>
<td>Performs hexadecimal addition and subtraction.</td>
</tr>
<tr>
<td>I Port Input</td>
<td>Inputs and displays byte or word data from input port.</td>
</tr>
<tr>
<td>O Port Output</td>
<td>Outputs byte or word data to output port.</td>
</tr>
</tbody>
</table>

Syntax conventions used in the command structure are as follows:

- **[A]** indicates that "A" is optional
- **[A]** indicates one or more optional iterations of "A"
- **<B>** indicates that "B" is a variable
- **[A][B]** indicates "A" or "B"
- **<cr>** indicates a carriage return is entered

Numeric arguments can be expressed as a number, the contents of a register, or the sum or difference of numbers and register contents. Thus, addresses and data can be expressed as follows:

- **addr := [expr][\rightarrow][\arrow]expr**
- **expr := <number>|[\rightarrow]register|[\rightarrow]expr \{\leftarrow\} <number>| expr \{\leftarrow\} register**
- **register := AX|BX|CX|DX|SP|BP|SI|DI|CS|DS|SS|ES|IP|FL**
- **number := <digit>\{<digit>\}number**
- **digit := 0|1|2|3|4|5|6|7|8|9|A|B|C|D|E|F**

Numeric fields within arguments are entered as hexadecimal numbers. The valid range of numerical values is from 0000-FFFF. Larger numbers may be entered, but only the last four digits (or two in the case of byte values) are significant. Leading zeros may be omitted.

An address argument consists of a segment value and an offset value separated by a colon (:). If a segment value is not specified, the default segment value is the CS register value.

---

The monitor prompts with a period "." when it is ready for a command. The user can then enter a command file, which consists of a one- or two-character command followed by zero, one, or more arguments. The command may be separated from the first argument by an optional single space; a single comma is required as a delimiter between arguments. The command line is terminated by a carriage return or a comma depending on the command, and no action takes place until the command terminator is sensed. The user can cancel a command before entering the command terminator by pressing any illegal key (e.g., rubout or Control-X).

Table 2 contains a summary of the loader and monitor commands. These commands will not be explained in detail; instead, the next section of the application note will show examples of using these loader and monitor commands. The iSBC 957 User’s Guide referenced at the front of this document does, however, contain a complete description of each of the monitor and loader commands.

Table 3 contains a list of the 8086 hardware registers and abbreviations used by the monitor program.

---

### Table 3
**8086 CPU REGISTERS**

<table>
<thead>
<tr>
<th>REGISTER NAME</th>
<th>ABBREVIATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accumulator</td>
<td>AX</td>
</tr>
<tr>
<td>Base</td>
<td>BX</td>
</tr>
<tr>
<td>Count</td>
<td>CX</td>
</tr>
<tr>
<td>Data</td>
<td>DX</td>
</tr>
<tr>
<td>Stack Pointer</td>
<td>SP</td>
</tr>
<tr>
<td>Base Pointer</td>
<td>BP</td>
</tr>
<tr>
<td>Source Index</td>
<td>SI</td>
</tr>
<tr>
<td>Destination Index</td>
<td>DI</td>
</tr>
<tr>
<td>Code Segment</td>
<td>CS</td>
</tr>
<tr>
<td>Data Segment</td>
<td>DS</td>
</tr>
<tr>
<td>Stack Segment</td>
<td>SS</td>
</tr>
<tr>
<td>Extra Segment</td>
<td>ES</td>
</tr>
<tr>
<td>Instruction Pointer</td>
<td>IP</td>
</tr>
<tr>
<td>Flag</td>
<td>FL</td>
</tr>
</tbody>
</table>
Figure 5 contains a memory map of the iSBC 86/12 memory with the monitor program. Note that the monitor uses the top 8K bytes of memory for its program code and the first 384 bytes of memory (locations 00E hex to 17F hex) for monitor and user stack, data and interrupt vectors. When the monitor program is reset, the segment registers, the IP and the flags are set to 0; and the SP is set to 0100H allowing 64 bytes for the user’s stack. If 64 bytes is not sufficient for the user’s application program, the SP should be set to some other value. The monitor program sets the single-step, one-byte instruction trap and non-maskable interrupt vectors to monitor entry points. The monitor also sets the 8259A Priority Interrupt Controller to fully nested mode with level 0 at the highest priority and all interrupts unmasked. The eight interrupt vector addresses for the 8259A are also set to addresses in the monitor. User programs may change the 8259A interrupt vectors to interrupt service routine addresses within the user programs; it is not necessary for users to program the 8259A chip directly. When an interrupt occurs, control passes to either the monitor or directly to user code depending on the address stored in the vector location. When the monitor responds to an interrupt, it acknowledges the interrupt and displays the interrupt level, CS and IP register values and next instruction byte on the system console (e.g., I=3 @ 100:230F F5).

When a user requests a breakpoint with a “G” command, the monitor inserts the single byte instruction trap instructions (INT 3) in the location where the breakpoint is requested. It is also possible for the user to code an INT 3 instruction in his program. When a user coded INT 3 instruction is executed, the monitor will be re-entered and a line with the format @<CS Value>:<IP Value> <Instruction byte> will be displayed (e.g., @1200:3FO2 F5).

Included on the diskette with the Loader program are two libraries containing I/O routines for the console. The library files are named SBCIOS.LIB and SBCIOL.LIB; they contain similar routines. The routines in SBCIOS.LIB are written to be called with intrasegment subroutine calls, a PL/M-86 module compiled with the “small” control generates this type of call. The routines in SBCIOL.LIB are written to be called with intersegment subroutine calls, a PL/M-86 module compiled with either the “medium” or “large” control generates this type of call.

The console input output routines, CI and CO, contained in the library should be used when performing character input and output on the console. Example PL/M-86 calls to the two routines are:
CI:  PROCEDURE BYTE EXTERNAL;
    END CI;
CO:  PROCEDURE (X) EXTERNAL;
    DECLARE X BYTE;
    END CO;
    .
DECLARE INPUT$CHAR,
    OUTPUT$CHAR BYTE;
    .
INPUT$CHAR = CI;
    .
CALL CO(OUTPUT$CHAR);
    .

General Comments on Use of the iSBC 957 Package

1. If the iSBC 86/12 board is reset any time after the initial baud rate search, it is not necessary to re-load the iSBC 957 Loader program or to download the program code a second time to the iSBC 86/12 board. It is only necessary to re-establish the communications link by typing two "U"s for the baud rate search.

2. The iSBC 86/12 board should not be plugged into an available card slot in an Intellec chassis; a separate chassis should be used. There are at least three reasons for this:
   a. There is only one RESET signal available on the Intellec system bus. Thus, each processor may not be reset independently. This means that the iSBC 86/12 board cannot be reset without re-booting the ISIS-II operating system and restarting the iSBC 957 Loader.
   b. The Intellec system uses five of the eight available interrupts on the system bus. This severely restricts the range of interrupts available to the iSBC 86/12 board. Also, the iSBC 86/12 board cannot turn-off the interrupt lamps on the Intellec front panel.
   c. The iSBC 86/12 board may address up to 1 Megabyte of memory using a 20 bit address. Many Intellec systems contain boards which generate and decode only the lower order 16 address bits. For example, the iSBC 016 memory expansion board and the Intellec 800 monitor PROMs only decode 16 address bits. Memory expansion above 64K bytes in these systems is difficult since the boards which decode only 16 bits will force "holes" in the address space above 64K.

3. The iSBC 86/12 board is delivered with two inputs to the 8259A Priority Interrupt Controller connected. Interrupt request 2 (IR2) is connected to the counter 0 output of the 8253 Programmable Interval Timer. IR5 is connected to the INT5/signal of the MULTIBUS System Bus. If these interrupts are not desired, the wire wrap jumpers making the connections should be removed from the iSBC 86/12 board. A particular problem may exist with the counter 0 connection to IR2. If the 8253 counter 0 is not specifically initialized with software, a low frequency square wave output will exist at counter 0's output. This may cause unwanted interrupts when interrupts are enabled by user programs.

4. If the iSBC 86/12 board is used in a system with expansion boards, it is important that the MULTIBUS bus exchange pins be properly jumpered. For example, if the iSBC 86/12 board is used with an iSBC 032 expansion memory board in a system, the BPRN/MULTIBUS pin for the iSBC 86/12 board should be grounded.

In addition, if any interrupts are used with the iSBC 86/12 board the BPRN/ pin must be grounded. This is true in both single and multiple board systems.

5. Certain user systems require more than one single board computer in the system for performing the functions required by the application. The MULTIBUS System Bus has been specifically designed to permit multiple CPU boards to communicate and to share system resources. However, debugging systems with multiple CPUs has always posed somewhat of a problem. The iSBC 957 package provides a solution to this problem. The serial cable which connects the iSBC 86/12 board to the Intellec system may be removed after the program has been downloaded to the iSBC 86/12 board. A console CRT may then be connected directly to the iSBC 86/12 board and the monitor program may be used to debug the program running on the board. Other iSBC 86/12 boards may also be downloaded from the Intellec system and then switched to their own local terminals. An 8-bit processor board, such as the iSBC 80/30 board, may also be included.
in the system and ICE-85™ may be used for debugging the iSBC 80/30 program concurrently with the iSBC 86/12 programs. Using this scheme, it is possible to debug a system which has several CPU boards by setting breakpoints and using other debugging features on each of the individual CPUs.

V. MATRIX MULTIPLICATION EXAMPLE

To illustrate how the iSBC 957 package can be used to assist in the writing and debugging of 8086 programs on the iSBC 86/12 board, an example program of a matrix multiplication will be presented. The example chosen has been intentionally kept simple and straightforward. The emphasis of this section will be to document the steps required to assemble, compile, link, locate and debug software using an Intellec system, the iSBC 957 package and the iSBC 86/12 board. Part of the example will be written in 8086 assembly language and part in PL/M-86.

The main program is written in PL/M-86. The main program first performs some initialization and the matrix multiplication, then the program calls an assembly language procedure (subroutine), a PL/M-86 procedure and the console output procedure CO supplied in the I/O library on the iSBC 957 diskette. A flow diagram for the example program is shown in Figure 6.

Explanation of the Program Code

The program code is contained in three software modules EXECUTION$VEHICLE, FIND, and SBCCO. EXECUTION$VEHICLE contains the main program coded in PL/M-86 and the binary to ASCII conversion procedure BINSDEC$ASC also coded in PL/M-86. The module FIND contains the assembly language procedure FIND$MX which searches a matrix for its maximum value. The module SBCCO resides in the library of console I/O routines supplied with the iSBC 957 package. The procedure CO will be used from this library.

The program code for the EXECUTION$VEHICLE and FIND modules will be explained in the following paragraphs. Appendix B contains compilation and assembly listings for the two modules; also contained in Appendix B is a memory and debug map for the linked modules. The listings contain circled reference letters (e.g., A) which are referred to by the code description below. The listings in the appendix have been printed on fold-out pages so that they may easily be seen when reading the text.

Much of the description given below assumes that the reader is familiar with the PL/M-86 language and compiler, the 8086 assembler, and the link and locate program QRL86. It is recommended that the reader have at least a cursory knowledge of these subjects. The Intel literature for these subjects is listed near the front of this application note.

The EXECUTION$VEHICLE Module

A The first section of the module includes introductory comments and then statements to declare the matrices, other variables, and procedures used in the program. Note that the matrix dimensions are declared using the literals M, N, and P which are initially set to 6, 5, and 3. Later in this note, other values for M, N, and P will be used.

B The next section of code contains the statements which initialize the two matrices that will be multiplied X$ROW and Y$ROW. As a result of this initialization, the two matrices will contain values as shown in Figure 7.
C. The next program section performs the matrix multiplication. The algorithm required to multiply two matrices X and Y, storing the result in a third matrix Z is:

\[ Z_{mp} = \sum_{i=1}^{n} X_{mi} \cdot Y_{ip} \]

Assuming X to be 6x5 matrix and Y a 5x3 matrix then

\[ Z_{11} = X_{11}Y_{11} + X_{12}Y_{21} + X_{13}Y_{31} + X_{14}Y_{41} + X_{15}Y_{51} \]

Thus, the upper left term is equal to the sum of the products of the top row of the X matrix times the left column of the Y matrix. The result that is obtained by multiplying the two matrices X$\text{ROW}$ and Y$\text{ROW}$ after they are initialized as explained above, is shown in Figure 8.

D. The external assembly language procedure FINDSMX is called to determine the maximum value in the matrix. The procedure is a typed procedure and returns the maximum value to the calling program which stores it in the integer variable MAX.

E. The maximum value is then converted to a six (6) digit ASCII character string by the procedure BIN$\text{DEC}$ASC. The character string is stored in the array MAX$\text{ASC}$ARRAY, which contains the sign of the number and five (5) digits for the magnitude.

F. Finally, the characters "MAX VALUE = " are output on the system console followed by the 6 ASCII characters containing the maximum value. The PL/M-86 built-in procedure SIZE returns the number of bytes of the array TEXT as a word value. The PL/M-86 built-in procedure SIGNED changes the type of the value from WORD to INTEGER. This is required so that the type of the arguments in the DO statement agree. The console output procedure CO is used to output the characters on the system console.

G. Also contained in the module MATRIX.PLM is the binary to ASCII conversion procedure BIN$\text{DEC}$ASC. The first portion of the code contains the comments explaining the parameters and the calling sequence followed by the declarations. Note that the address of the array where the characters are to be stored is passed to the procedure and that the characters will be stored in the array using based variables. The next section of the code stores either a + or – sign in the first character position of the ASCII array and stores the absolute value of VALUE in the variable TEMP. Finally, the binary value is converted to ASCII using the algorithm explained in the comments. The MOD operator returns the remainder of the division by 10. The UNSIGN built-in procedure is required to change the type of the expression from INTEGER to WORD.

The FIND Module

H. The FIND module contains the assembly language procedure FINDMX. The calling sequence and the parameters are explained in the comments at the beginning of the listing. Note that the label FINDMX has been declared PUBLIC so the link program can fill in its address in the CALL statement in the main program of module EXECUTION$\text{VEHICLE}$.

I. The FIND module will contain three segments: a data segment, a stack segment and a code segment. It will be both convenient and pragmatic to append these three segments to the code, data and stack segments created by the
compiler for the EXECUTION$VEHICLE module. To accomplish this, the three segments must be given the same SEGMENT and CLASS names as those given these segments by the compiler. The SEGMENT and CLASS names used by the compiler are CODE, DATA, and STACK. The GROUP statements are used to place the segments DATA and STACK in the group DGROUP and the segment CODE in the group CGROUP. These group definitions conform with the group definitions generated by the PL/M-86 compiler when the SMALL size control option is used. A group is a collection of segments which requires less than 64K bytes of memory.

The ASSUME directive informs the assembler that the DS and SS registers will contain the base address of DGROUP and the CS register will contain the base address of CGROUP. This information will be used by the assembler when constructing machine instructions.

The first segment appearing in the module is the data segment. The order of the segments is arbitrary, although it is recommended that the data segment precede the code segment to minimize forward references to variables which may cause the assembler to generate longer instruction codes. The data segment is declared PUBLIC, aligned on a WORD boundary and given both a segment and class name of DATA. Then follows the contents of the segment. In this particular example, only one word of storage is required. The ENDS directive indicates the end of the segment.

Next comes the stack segment which is given the segment name of STACK, the combine-type attribute of STACK and the class name of STACK. The combine-type attribute of STACK assures that the stack storage required in this module will be appended to the storage required in the PL/M-86 compiled modules. Two bytes of stack are required by the code in this module, however, the monitor uses 13 words of stack when breakpoints and interrupts are used. Therefore, 14 words are reserved for the stack.

Finally comes the code segment. The code segment has been given a segment name and class name of CODE and a group name of CGROUP, and has been declared PUBLIC. The alignment attribute of BYTE is specified since it is desired that the code from this module be appended directly to the code from other modules without gaps between the code modules.

The assembly language code follows next. The code for the procedure must be enclosed between a pair of PROC, ENDP statements. The PROC statement is given the label FINDMX and specified as a NEAR procedure indicating it will be called with a near (intra-segment) CALL instruction and not a far (inter-segment) CALL instruction.

The comments at the beginning of the module and adjacent to the program statements explain the function being performed by the assembly language code.

The SBCCO Module

The console output procedure CO is contained in the object module SBCCO of the library file SBCIOS.LIB. SBCIOS.LIB is part of the iSB 957 package I/O libraries. The calling sequence and parameters for CO may be seen in the external procedure declaration in the EXECUTION$VEHICLE module.

Compiling the EXECUTION$VEHICLE Module

The EXECUTION$VEHICLE module is stored on a file named MATRIX.PLM on disk device :F1:. To compile the module, the following command line is used:

- PLM86 :F1:_MATRIX.PLM DEBUG

This command line will cause the module stored in the file :F1:MATRIX.PLM to be compiled. The object code generated will be stored in a file with the default name :F1:MATRIX.OBJ and the listing generated will be stored in a file with the default name :F1:MATRIX.LST. To override the default object and listing files, the NOOBJECT and NOLIST compiler control switches can be used. File names for the listing and object files may also be specified in the command line. The DEBUG compiler control switch causes the compiler to generate extra symbol and line number information which will be used during debugging of the program. A listing of the compiled EXECUTION$VEHICLE module is contained in Appendix B.

To aid in the debugging of the program, the module was compiled a second time with the following command line:
PLM86 :F1:MATRIX,PLM NOOBJECT  
CODE DEBUG PRINT (:F1:MATRIX.XLS)

This command line specified that no object file is to be created and a listing file should be stored in the file :F1:MATRIX.XLS. The CODE compiler control switch causes the compiler to list the assembly language statements which the compiler has generated for each line of PL/M code. The listing stored in the file MATRIX.XLS is contained in Appendix C.

Assembly of the FIND Module

The assembly language module FIND is stored on a file named FIND.ASM, to assemble this module the following command line is used:

ASM86 :F1:FIND.ASM DEBUG

This command line will cause the FIND module to be assembled with the object code stored in the default file :F1:FIND.OBJ and the listing stored in the default file :F1:FIND.LST. The listing of the assembled FIND module is contained in Appendix B.

Linking and Locating the Object Module

To link and locate the object modules, the QRL86 program will be used. The QRL86 program performs both the linking and the locating of the object modules in a single step. QRL86 is primarily designed for the debugging stages of program development. Some applications may require the extended capabilities of the separate LINK and LOCATE programs when the final link and locate is performed. The command line used to invoke the QRL86 program is:

QRL86 :F1:MATRIX.OBJ, :F1:FIND.OBJ, SBCIOS.LIB ORIGIN (1000H)

This command line will cause QRL86 to link the code from the three modules and to locate the resultant absolute object module starting at location 1000 hexadecimal. The iSBC 86/12 monitor uses the first 180H bytes of memory for the monitor stack, data and interrupt vectors, 1000H was chosen as a convenient starting address for the program. The absolute object code will be stored in a default file :F1:MATRIX (note no file name extension is used). By default, the memory and debug maps which are generated are stored in the file :F1:MATRIX.MPQ and are contained in Appendix B.

The memory map contains the starting addresses and sizes of the CODE, CONST, DATA, STACK and MEMORY segments of the object module. Note that the start address for the program is specified as (0110H, 0002H) indicating a CS value of 0110H and an IP value of 0002H or an absolute value of 01002H. The first two bytes of the code segment contain address values which the code generated by the compiler will use for setting up the DS and SS registers. The memory map shows the code segments from the three modules collected into the group CGROUP. The code segment from the EXECUTION$VEHICLE module is given the segment and class names of CODE and is put into CGROUP by the PL/M compiler. To assure that the code segment from the FIND module is concatenated with the code segment from the EXECUTION$VEHICLE module the identical class, segment and group names were specified in the SEGMENT and GROUP statements in the FIND module. Next, the group DGROUP is shown in the memory map. DGROUP contains 4 segments labelled CONST, DATA, STACK and MEMORY. Putting all of these segments in the same group tells the linker that they will all be in the same 64K block of memory. The SMALL size control option of the compiler, which was invoked by default, creates CGROUP, DGROUP, and the segments contained in them.

The debug map contains the memory address of variables, instruction labels and the addresses of each code line of the PL/M-86 module. Notice that the variable storage labels have their addresses specified in the format (DS register value, displacement). For example, the variable TEMP has an address of DS=012AH, displacement = 000CH or an absolute address of 0136H. Instruction labels and line numbers use the format (CS register value, IP register value). Thus, line number six (6) in the module EXECUTION$VEHICLE has the address CS=0110H, IP=0B5H or 011B5H.

Object to Hex Conversion

Before downloading the program to the iSBC 86/12, the format of the object module must be converted from the absolute object module format which QRL86 creates to a hexadecimal/ASCII representation of the object module. This is done using the program OH86 with the following command line:

OH86 :F1:MATRIX TO :F1:MATRIX.HEX

Downloading and Debugging the Program

The hardware configuration used for debugging the matrix multiplication example program code was
an Intellec Series II Model 230 development system, the iSBC 957 package, an iSBC 86/12 board, and an iSBC 660 system chassis. What follows is the system-user dialog for a typical debugging session.

The first step required is to bootstrap load the ISIS-II operating system by hitting the RESET switch of the Intellec. The Intellec resident loader software is then loaded and executed. Throughout the dialog which follows operator entered characters will be underlined:

ISIS-II, V3.4
-SBC66

ISIS-II iSBC 86/12 LOADER, V1.2

To initialize the iSBC 86/12 monitor, the user must hit the RESET switch on the iSBC 660 chassis and type two “U”s on the system console. The monitor program will output a line on the console when it is properly initialized.

iSBC 86/12 MONITOR, V1.2

The monitor command “X” is typed to check that the monitor is properly operating and to examine the contents of the 8086 registers.

\[ X \]

\[ AX=0000 BX=0000 CX=0000 DX=0000 SP=01C0 BP=0000 SI=0000 DI=0000 CS=0000 DS=0000 SS=0000 ES=0000 IP=0000 FL=0000 \]

To download the hex object file to the iSBC 86/12, the “L” command is used. Because an Intellec Series II Model 230 is being used, a serial download is specified. The hex file name is MATRIX.HEX which is resident on disk device :Fi:.

:LS:PF:MATRIX.HEX

The “X” command is used again to examine the CPU registers. Note that the monitor has changed the contents of the CS and IP registers to the value of the starting address of the program.

\[ X \]

\[ AX=0000 BX=0000 CX=0000 DX=0000 SP=01C0 BP=0000 SI=0000 DI=0000 CS=0100 DS=0000 SS=0000 ES=0000 IP=0002 FL=0000 \]

The “D” command is next used to display the first 101 bytes of the program code. Unless another segment register is specified, the display command assumes all addresses specified are relative to the CS register. Thus, the code displayed will be from absolute addresses 1000 through 1100. The program code displayed may be compared with program code generated by the PL/M-86 compiler shown in Appendix C, code line 36.

The PL/M-86 compiler ends the main program in the EXECUTION$VEHICLE module with a halt instruction. After execution of the program it is more desirable to return to the monitor. To accomplish this, an INT 3 instruction (code=CC) will be substituted for the halt instruction (code= F4) at the address of 1B4H relative to a CS value of 100H. First the “D” command is used to verify the address of the halt instruction, then the “S” command is used to change the instruction to an INT 3 instruction.

:DB4
:1B4 F4
:DB4 F4 CC

To execute the PL/M-86 main program, the “G” command is used. After the “G” is typed, the current contents of the IP are output, followed by the contents of the byte pointed to by the IP. A new value for the IP or breakpoint addresses may be specified before a carriage return <CR> is typed. In this example, only a <CR> is typed.

:G 0000- PA
MAX VALUE = -00050
00100 0100S 55

The program executes and outputs the maximum value of the matrix calculated. The INT 3 instruction is executed which causes a return to the monitor. The monitor types out an at-sign (@) followed by the CS and IP register values and the first byte of the instruction following the INT 3 instruction.

The “X” command is typed to examine the CPU registers. Note that the program has set both the SS and DS registers to 012A. (012A@H is the address of the DGROUP as shown in the memory map.)

\[ X \]

\[ AX=0000 BX=0005 CX=0000 DX=0000 SP=0000 BP=0000 SI=0001 DI=0000 CS=0100 DS=012A DS=012A ES=0000 IP=0105 FL=0202 \]

The three matrices are displayed. Note that a word
display has been specified by using the “DW” Command and that the addresses have been specified relative to the DS register. The addresses of X$ROW, Y$ROW, and Z$ROW may be found in the debug map given by QRL86. Note that the values stored in the matrices are the same as those shown in Figures 8 and 9.

The “G” Command is used to reset the IP register to the start address of the program (Q02) and to specify a breakpoint at address PÆEH, which is the address of statement 57 of the main program. Statement 57 is the point in the program after the X$ROW and Y$ROW matrices have been initialized, but before the matrix multiplication is performed. After the <CR> is typed, the program executes until the breakpoint is encountered. At this point, the monitor outputs a line specifying the number of the breakpoint, the CS and IP values and the first byte of the next instruction to be executed.

Next, the single-step capability is used with the “N” command to execute single instructions. At any time, CPU registers may be examined or changed. In this example, the “X” command is used. Execution of succeeding instructions is caused by typing a comma (,).

The contents of the X$ROW and Y$ROW matrices are examined and changed with the “SW” (substitute word) command. If a comma (,) is typed after the contents of memory are displayed, then the contents are left unchanged and the next word of memory is displayed. If a value followed by a comma or <CR> is entered, then the contents are changed. If a <CR> is entered, the substitute sequence is terminated.

After the matrices are modified, execution is resumed with the “G” command. The max value is output and the INT 3 instruction executed. Finally, the contents of the 3 matrices are displayed.

Expanding the Example Program’s Memory Requirements

To illustrate how the iSBC 86/12 board may be used for executing 8086 programs which require large amounts of RAM, the example program will be modified. The matrix dimensions of the example will be changed from values of 6, 5 and 3 for the literal symbols of M, N, and P to values of 100, 50, 70. The three matrices will then be of size 100X50, 50X70, and 100X70. The memory required for these matrices is 15.5K words or 31K bytes. The data, constant, stack and memory segments which are contained in the group DGROUP will now comprise almost 32K bytes of memory.

The extra memory requirements will be supplied by using an iSBC 023 board with the iSBC 86/12 board in the iSBC 660 chassis. The iSBC 023 board is a 32K byte RAM board which is compatible with both 8- and 16-bit CPU boards. The base address of the board may be selected anywhere in a 0 to 1 megabyte range on any 16K byte boundary. 8- or 16-bit data transfers may be selected. The iSBC 023 board will be jumpered to respond to addresses in the 512K or 544K address space (20 bit hex address range to 80000H to 87FFFH). This will illustrate the capabilities of the 8086 to access a 20-bit, 1 megabyte address range.

One other modification is required to the program. The magnitude of the numbers which would result from multiplying matrices of this size would greatly exceed the capacity of the 16-bit integer storage, even with the two matrices initialized to the small
values they presently contain. To keep the example simple, the initialization values will be changed so all elements of the X$ROW matrix are set equal to 2 and all elements of the Y$ROW matrix are set equal to 3. The result of the multiplication should make all the elements of Z$ROW equal to 300.

The modified lines of program code are shown below.

```
/* MATRIX DIMENSIONS */
27 1  DECLARE M LITERALLY '100';
28 1  DECLARE N LITERALLY '20';
29 1  DECLARE P LITERALLY '30';
36 1  DO I = 0 TO (M-1);
37 2  DO J = 0 TO (N-1);
38 3  X$ROW(I),COL(J) = 2;
39 3   END;
40 2   END;
41 1  DO I = 0 TO (N-1);
42 2  DO J = 0 TO (P-1);
43 3  Y$ROW(I),COL(J) = 3;
44 3   END;
45 2   END;
```

The EXECUTIONSVEHICLE module must be re-compiled and then the three program modules must be linked and located using the QRL86 program. Specifying the SEGMENTS option of QRL86, the origin of the CODE segment which is in the group CGROUP is set at 1000H, as in the first example. However, the origin of the CONST, DATA STACK and MEMORY segments which make up the group DGROUP is set at 80000H.

QRL86 :F1:MATRIX,OBJ, :F1: FIND,OBJ, SBCIOS.LIB SEGMENTS (CODE(1000H), CONST(80000H), DATA STACK, MEMORY)

The memory map generated by QRL86 shows the CGROUP having a start address of 01000H and the DGROUP having a start address of 80000H.

The object code is then converted to hex format and downloaded to the iSBC 86/12 board. When the program is executed, the maximum value is calculated and output on the console.

```
-rsrc
ISIS-II ISBC 86/12 LOADER, V1.2
ISBC 86/12 MONITOR,.V1.2
.ls,fl:MATRIX,HEX
.siac, fl-cc
.Q 00000- fA
.MAX VALUE = +00300
0000:01AD 55
```

VI. CONCLUSION

This application note has described the iSBC 957 Intellec—iSBC 86/12 Interface and Execution Package, and how this package may be used to develop and debug programs for the 8086 processor. First, the iSBC 86/12 single board computer was described, followed by a detailed description of the iSBC 957 package and the iSBC 86/12 system monitor commands. The power and versatility of the iSBC 957 package and monitor commands for developing and debugging programs for the 8086 were illustrated by a program example. In the example a program which consisted of PL/M-86 and assembly language routines was presented. The program code was explained, and the steps required to compile, assemble, link, locate, and debug the program were illustrated. Finally, a typical debugging session using the iSBC 86/12 system monitor which illustrates the powerful capabilities of the monitor was presented.
iSBC™ 86/12 SIMPLIFIED LOGIC DIAGRAM
INPUT/OUTPUT AND INTERRUPT
APPENDIX A (2 of 2)

iSBC™ 86/12 SIMPLIFIED LOGIC DIAGRAM
ROM / EPROM AND DUAL PORT RAM
APPENDIX B
PROGRAM LISTINGS FOR EXECUTION$VEHICLE AND FIND MODULES
/* MATRIX MULTIPLICATION EXAMPLE PROGRAM */

PL/M-86 MAIN PROGRAM WHICH:
A) Initializes two integer matrices
B) Multiplies the two matrices and stores the result in a third matrix
C) Calls an assembly language procedure which searches the third matrix for the maximum value
D) Calls a PL/M procedure which converts the maximum value from integer to ASCII
E) Calls a procedure which outputs the ASCII characters on the system console

EXECUTIONVEHICLE:
DO;

/* FINDMX - EXTERNAL ASSEMBLY LANGUAGE PROCEDURE WHICH SEARCHES A MATRIX FOR THE LARGEST ABSOLUTE MAGNITUDE. PARAMETERS: MATRIXADDR - ADDRESS OF THE MATRIX TO BE SEARCHED ROWS - NUMBER OF ROWS IN THE MATRIX COLS - NUMBER OF COLUMNS IN THE MATRIX */

FINDMX: PROCEDURE (MATRIXADDR, ROWS, COLS) INTEGER EXTERNAL;
1 2 Declare (ROWS, COLS) INTEGER;
4 2 Declare MATRIXADDR POINTER;
5 2 End FINDMX;

/* BINTOASCII - BINARY TO MICA ASCII CONVERSION PROCEDURE PARAMETERS: VALUE - INTEGER VALUE TO BE CONVERTED TO ASCII CHARARRAYADDR - ADDRESS OF 6 BYTE ARRAY WHERE ASCII STRING CONTAINING THE VALUE WILL BE STORED */

BINTOASCII: PROCEDURE (VALUE, CHARARRAYADDR);
6 2 Declare (VALUE, TEMP, I) INTEGER;
8 2 Declare CHARARRAYADDR POINTER;
9 2 Declare (CHARARRAY ADDR BASED CHARARRAYADDR) (6) BYTE;
10 2 If VALUE < 0 Then
11 2 Do;
12 3 CHARARRAY(0) = ' '-1; /* SIGN CHARACTER */
13 3 TEMP = -VALUE;
14 3 End;
15 2 Else
16 2 Do;
17 3 CHARARRAY(0) = ' ';/* SIGN CHARACTER */
18 3 TEMP = VALUE;
19 2 End;
20 2 Do I = 5 To 1 By -1;
21 3 CHARARRAY(1) = unsigned(TEMP MOD 10) + 30;
22 3 TEMP = TEMP/10;
/* ASCII CHARACTERS 30 THRU 3F HEX REPRESENT THE DIGITS 0 THRU 9. THIS PROCEDURE CONVERTS AN INTEGER TO ASCII REPEATED DIVISIONS BY 10 AND ADDING THE REMAINDER TO 30 HEX WILL ACCOMPLISH THE CONVERSION */
23 2 End;
23 2 End BINTOASCII;

/* CO - EXTERNAL PROCEDURE TO OUTPUT A CHARACTER TO THE SYSTEM CONSOLE. THIS PROCEDURE IS PART OF THE MICA 957 LIBRARY FOR CONSOLE I/O PARAMETER: CHAR - ASCII CHARACTER TO BE OUTPUT ON THE CONSOLE */

CO: PROCEDURE (CHAR) EXTERNAL;
24 2 Declare CHAR BYTES;
26 2 End CO;

/* MATRIX DIMENSIONS */

DECLARE M LITERALLY '6';
28 1 Declare N LITERALLY '5';
29 1 Declare P LITERALLY '3';

/* THE THREE MATRICES ARE DECLARED AS ARRAYS OF STRUCTURES. XSROW IS COMPOSED OF N STRUCTURES EACH OF WHICH IS COMPOSED OF M INTEGER ELEMENTS. THIS XSROW MAY BE THOUGHT OF AS A M X N MATRIX. THE MATRIX WILL BE STORED AS A ROW-ORDER MATRIX WITH THE ELEMENTS OF EACH ROW STORED IN ADJACENT MEMORY LOCATIONs. YSROW IS DECLARED AS A N X P MATRIX AND ZSROW AS A N X P MATRIX */

DECLARE XSROW(M) STRUCTURE (COL(N) INTEGER);
31 1 Declare YSROW(N) STRUCTURE (COL(P) INTEGER);
32 1 Declare ZSROW(M) STRUCTURE (COL(P) INTEGER);
33 1 Declare (1,J,K,MAX) INTEGER;
34 1 Declare MAXSARRAY(4) BYTE;
35 1 Declare TEXT(* BYTE DATA (*MAX VALUE = ' ));

1-102
/* INITIALIZES X$ROW SUCH THAT THE FIRST ROW IS SET EQUAL TO 0, THE SECOND ROW EQUAL TO 1, THE THIRD ROW EQUAL TO 2, ETC. */
30 DO I = 0 TO (M-1);
31 J = 1 TO (N-1);
32 $XROW(I).COL(J) = J;
33 END;
34 END;

/* INITIALIZES Y$ROW SUCH THAT THE FIRST COLUMN IS SET EQUAL TO 0, THE SECOND COLUMN EQUAL TO -1, AND THE THIRD COLUMN EQUAL TO -2. */
40 DO I = 0 TO (N-1);
41 J = 1 TO (P-1);
42 $YROW(I).COL(J) = -J;
43 END;
44 END;

/* PERFORMS MATRIX MULTIPLICATION */
50 DO K = 1 TO (P-1);
51 DO J = 1 TO (N-1);
52 $ZROW(I).COL(K) = Z;
53 $ZROW(I).COL(K) = $ZROW(I).COL(K) + ($XROW(I).COL(J) * $YROW(J).COL(K));
54 END;
55 END;

MAX = FINDMX (P$ROW, M, P, P, P); /* FIND MAX VALUE OF Z$ROW */
56 CALL BINPUTCAS (MAX, @MAXASCARRAY); /* CONVERSION TO DECIMAL ASCII */
57 DO I = 1 TO (SIGNED(SIZE(TEXT)) - 1); /* OUTPUT HEADER TEXT */
58 CALL COUTSTR (());
59 END;
60 CALL COUTASCII (MAX VALUE */
61 END;

END EXECUTIONSVEHICLE;

MODULE INFORMATION:
CODE AREA SIZE = $225H 5490
CONSTANT AREA SIZE = $21CH 120
VARIABLE AREA SIZE = $200H 1450
MAXIMUM STACK SIZE = $FFAH 90
117 LINES READ
0 PROGRAM ERROR(S)
END OF PL/M-86 COMPILATION

ISIS-II MCS-86 ASSEMBLER ASSEMBLY OF MODULE FIND
OBJECT MODULE PLACED IN :F11:FIND.OBJ
ASSEMBLER INVOKED BY: ASM86 :F11:FIND.ASM DEBUG

LOC OBJ

1 NAME FIND
2 PUBLIC FINDMX
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39

/* PL/M CALLING SEQUENCE:
11 MAXVALUE = FINDMX(ADRESOFSMATRIX, #$0F$ROWS, #$0F$COLS);
12 PARAMETERS:
13 ADRESOFSMATRIX = ADDRESS OF THE MATRIX WHICH WILL BE SEARCHED
14 #$0F$ROWS = NUMBER OF ROWS IN THE MATRIX
15 #$0F$COLS = NUMBER OF COLUMNS IN THE MATRIX
16 PL/M WILL PASS THE THREE PARAMETERS IN THE CALL TO THIS PROCEDURE ON
17 THE STACK, ON ENTRY TO THE PROCEDURE SP+6 WILL POINT TO THE FIRST
18 PARAMETER(ADRESOFSMATRIX) AND SP+4 AND SP+2 WILL POINT TO THE SECOND
19 AND THIRD PARAMETERS.
20 THE PROCEDURE IS A TYPED PROCEDURE WHICH ASSIGN THE MAXIMUM VALUE
21 IN THE MATRIX TO A VARIABLE (IN THIS CASE MAXVALUE) IN A PL/M
22 ASSIGNMENT STATEMENT, TO ACCOMPLISH THIS ASSIGNMENT THE VALUE IS
23 RETURNED IN THE AX REGISTER.
24
25 THE ALGORITHM USED IS SIMILAR TO THE FOLLOWING PL/M CODE:
26 FOR I = 0 TO ($SOF$ROWS - 1);
27 FOR J = 0 TO ($SOF$COLS - 1);
28 IF IABS(MATRIX(I).Y(J)) > IABS(MAX) THEN MAX = MATRIX(I).Y(J);
29 END;
30 END;
31 WHERE IABS(XYZ) REPRESENTS THE ABSOLUTE VALUE OF THE INTEGER XYZ
32 */
LOC OBJ | LINE | SOURCE
-------- | ---- | -------
 46 ; | DEFINE GROUPS TO COMFORM WITH PL/M-86 CONVENTIONS. DATA, STACK, AND CODE SEGMENTS WILL BE APPENDED TO THEIR RESPECTIVE SEGMENTS IN THE PL/M-86 MODULES.
 47 ; | GGROUP GROUP DATA,STACK
 48 ; | CGROUP GROUP CODE
 49 ; | INSTRUCT THE ASSEMBLER THAT THE DS, SS, AND CS REGISTERS WILL CONTAIN THE BASE ADDRESS VALUE FOR THE DCROUP, DGROUP AND CGROUP GROUPS.
 50 ; | ASSUME DS:GGROUP,SS:CGROUP,CS:CGROUP
 51 ; |
 52 ; |
 53 ; |-----------------------DATA SEGMENT
 54 ; |
 55 ; | DATA SEGMENT WORD PUBLIC 'DATA'
 56 ; | MAX DW 0
 57 ; | DATA ENDS
 58 ; |
 59 ; |-----------------------STACK SEGMENT
 60 ; |
 61 ; | STACK SEGMENT STACK 'STACK'
 62 ; | DW 14 DUP (P) ;RESERVE 13 WORDS OF STACK FOR MONITOR
 63 ; |
 64 ; | STACK ENDS
 65 ; |
 66 ; |-----------------------CODE SEGMENT
 67 ; |
 68 ; | CODE SEGMENT BYTE PUBLIC 'CODE'
 69 ; |
 70 ; | PARAMETERS ON STACK, DISPLACEMENT FROM TOS INCREASED BY TWO DUE TO INITIAL PUSH
 0006[1] | 71 | NO_OF_ROWS EQU WORD PTR [BP+6]
 00047 | 72 | NO_OF_COLS EQU WORD PTR [BP+4]
 0006[1] | 73 | ADDR_OF_MATRIX EQU WORD PTR [BP+8]
 74 ; |
 75 ; | PROCEDURE DECLARATION
 76 ; | SAVE BP REGISTER
 77 ; | BP POINTS TO PARAMETERS ON STACK
 78 ; | SET DX = ABS OF CURRENT MAX = 0
 79 ; | DT = I (ROW INDEX) = #
 80 ; | SJ = J (COLUMN INDEX) = #
 81 ; |
 82 ; | MOV CX,NO_OF_COLS
 83 ; | SRL CX,1
 84 ; |
 85 ; |
 86 ; |
 87 ; | MOV BX,ADDR_OF_MATRIX
 88 ; | ADD(points to first element of a given row
 89 ; |
 90 ; |
 91 ; |
 92 ; |
 93 ; |
 94 ; |
 95 ; |
 96 ; |
 97 ; |
 98 ; |
 99 ; |
 100 ; |
 101 ; |
 102 ; |
 103 ; |
 104 ; |
 105 ; |
 106 ; |
 107 ; |
 108 ; |
 109 ; |
 110 ; |
 111 ; |
 112 ; |

SYMBOL TABLE LISTING

NAME   TYPE   VALUE   ATTRIBUTES
------- ------- -------- -------
??SEG   SEGMENT SIZE=??OH PARA PUBLIC
??CODE  CODE    ADDR_OF_MATRIX V WORD ??OH [BP]
CGROUP  GROUP   DATA    SIZE=??OH BYTE PUBLIC 'CODE'
DATA    SEGMENT SIZE=??OH WORD PUBLIC 'DATA'
DEF     DATA    ADDR ??OH CODE
DGROUP  GROUP   DATA STACK FINDMX  L NEAR ??OH CODE PUBLIC
DATA    SIZE=??OH DATA NO_OF_COLS V WORD ??OH [BP]
NO_OF_ROWS V WORD ??OH [BP]
STACK   SIZE=??OH PARA STACK 'STACK'
XYT     L NEAR ??OH CODE
ASSEMBLY COMPLETE, NO ERRORS FOUND
APPENDIX C

PROGRAM LISTING FOR EXECUTION$VEHICLE MODULE WITH CODE EXPANSION

PL/M-86 COMPILER  EXECUTION$VEHICLE

ISIS-II PL/M-86 V1.0 COMPILATION OF MODULE EXECUTION$VEHICLE
NO OBJECT MODULE REQUESTED
COMPILER INVOKED BY: PLM86 :F1: MATRIX.PLM DEBUG CODE NOBJECT PRINT :F1: MATRIX.XLS

/*
  * MATRIX MULTIPLICATION EXAMPLE PROGRAM

  PL/M-86 MAIN PROGRAM WHICH:
  A) Initializes two integer matrices
  B) Multiplies the two matrices and stores the result in a
     third matrix
  C) Calls an assembly language procedure which searches the
     third matrix for the maximum value
  D) Calls a PL/M procedure which converts the maximum value
     from integer to ASCII
  E) Calls a procedure which outputs the ASCII characters on
     the system console
  */

EXECUTION$VEHICLE:

/* FINDMAX - EXTERNAL ASSEMBLY LANGUAGE PROCEDURE WHICH SEARCHES A
   MATRIX FOR THE LARGEST ABSOLUTE MAGNITUDE.
   PARAMETERS:
   MATRIX$ADR - ADDRESS OF THE MATRIX TO BE SEARCHED
   ROWS - NUMBER OF ROWS IN THE MATRIX
   COLS - NUMBER OF COLUMNS IN THE MATRIX
  */

FINDMAX: PROCEDURE (MATRIX$PTR, ROWS, COLS) INTEGER EXTERNAL;
    DECLARE (ROWS, COLS) INTEGER;
    DECLARE MATRIX$PTR POINTER;
    END FINDMAX;

/* BIN$DEC$ASC - BINARY TO DECIMAL ASCII CONVERSION PROCEDURE
   PARAMETERS:
   VALUE - INTEGER VALUE TO BE CONVERTED TO ASCII
   CHARARRAY$ADR - ADDRESS OF A BYTE ARRAY WHERE ASCII
                     STRING CONTAINING THE VALUE WILL BE STORED
  */

BIN$DEC$ASC: PROCEDURE (VALUE, CHARARRAY$ADR);
    DECLARE (VALUE, TEMP, I) INTEGER;
    DECLARE CHARARRAY$ADR POINTER;
    DECLARE (CHARARRAY BASED CHARARRAY$ADR) (6) BYTE;
    IF VALUE < 0 THEN
        MOV AX, [CHARARRAY$ADR] ; STATEMENT # 10
        MOV [CHARARRAY$ADR], AL ; STATEMENT # 11
        MOV [CHARARRAY$ADR+1], AH ; STATEMENT # 12
    ELSE
        MOV AX, VALUE ; STATEMENT # 13
        MOV [CHARARRAY$ADR+3], AL ; STATEMENT # 14
        MOV [CHARARRAY$ADR+4], AH ; STATEMENT # 15
        MOV [CHARARRAY$ADR+5], DL ; STATEMENT # 16
        MOV [CHARARRAY$ADR+6], DH ; STATEMENT # 17
    END;

1-107
DECLARE CHAR BYTE;

/* CO - EXTERNAL PROCEDURE TO OUTPUT A CHARACTER TO THE SYSTEM CONSOLE. THIS PROCEDURE IS PART OF THE IRCIC 907 LIBRARY FOR CONSOLE I/O PARAMETER: CHAR - ASCII CHARACTER TO BE OUTPUT ON THE CONSOLE */

DECLARE CHAR EXTERNAL;

DECLARE CHAR LITERALLY '"';

DECLARE CHAR LITERALLY '\';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERAL DOCUMENTATION */

DECLARE CHAR LITERALLY '\n';

DECLARE CHAR LITERALLY '\t';

DECLARE CHAR LITERALLY '\r';

DECLARE CHAR LITERALLY '\f';

DECLARE CHAR LITERALLY '\b';

DECLARE CHAR LITERALLY '\v';

DECLARE CHAR LITERALLY '\a';

DECLARE CHAR LITERAL DOCUMENTATION /*
/* INITIALIZE YROW SUCH THAT THE FIRST COLUMN IS SET EQUAL TO 6, THE SECOND COLUMN EQUAL TO -1, AND THE THIRD COLUMN EQUAL TO -2. */

1. DO I = 0 TO (N-1);   ; STATEMENT # 41
2. S05D C768B2000000  MOV 1,0H
2. S05F 813E82000000  CMP 1,4H
2. S060 7603  JLE S+5H
2. S061 8900  JMP P1H
2. S062 C7684000000  MOV J,0H
2. S074 813E40000000  CMP J,2H
2. S076 7603  JLE S+5H
2. S077 E9206F  JMP 01H

3. YROW(1).COL(1) = -2;  ; STATEMENT # 43
2. S078 89840000000  MOV [BX].YROW[0],CX
2. S079 8096008001FC  ADD J,1H
2. S080 E9C0FF  JMP P1H

3. END;   ; STATEMENT # 44
2. S094 813E80000000  MOV 1,0H
2. S095 8900  JMP P1H

4. /* PERFORM MATRIX MULTIPLICATION */
2. S09A C7684000000  MOV K,0H
2. S09E 813E40000000  CMP K,2H
2. S0A2 E900C0  JMP P1H
2. S0A3 C7684000000  MOV J,0H
2. S0A5 813E40000000  CMP J,2H
2. S0A7 7603  JLE S+5H
2. S0A8 E9206F  JMP 01H

3. ZROW(1).COL(K) = R;  ; STATEMENT # 48
2. S0B3 89F520C  MOV AX,1
2. S0B4 89F420C  MOV CX,5H
2. S0B5 F285  IMUL CX
2. S0B6 89F620C  MOV AX,1
2. S0B7 D1E6  SHR S1,1
2. S0B8 89C3  MOV BX,AH
2. S0B9 C7684000000  MOV [BX].ZROW[1],CX
2. S0BC 813E40000000  CMP K,4H
2. S0BE 7603  JLE S+5H
2. S0BF E9140F  JMP 01H

3. ZROW(1).COL(K) = ZROW(1).COL(K) + (XROW(i).COL(1) * YROW(j).COL(K));  ; STATEMENT # 51
2. S0D0 880620E  MOV AX,1
2. S0D1 89F320E  MOV CX,PAH
2. S0D2 F78E  IMUL CX
2. S0D3 813E40000000  CMP K,1H
2. S0D4 D1E6  SHR S1,1
2. S0D5 58  PUSH AX
2. S0D6 B80620E  MOV AX,AH
2. S0D7 C99620E  MOV CX,6H
2. S0D8 F28E  IMUL CX
2. S0D9 8111 83E620E  MOV DI,AH
2. S0DA D1E7  SHR S1,1
2. S0DB 89C3  MOV BX,AH
2. S0DC 80BD20E  MOV AX,1H
2. S0DE F78E  IMUL [BX].YROW[0]
2. S0D9 58  PUSH AX
2. S0DB B80620E  MOV AX,AH
2. S0DC 8111 83E620E  MOV DI,AH
2. S0DD D1E7  SHR S1,1
2. S0DE 89C3  MOV BX,AH
2. S0DF 893C  MOV BX,AH
; STATEMENT 1
@126 8B 15 POP AX  ; 1
@127 D9 15E0 ADD BX,OFFSET(D1,AX)
@128 0D ; END;
@129 B9 68480000 ADD J,1H
@130 E984FF JMP @118 ; STATEMENT 1

; STATEMENT 2
@133 A6 684F0000 ADD J,1H
@134 893FF JMP @111
@135 0D ; END;
@136 B9 68500001 ADD J,1H
@137 E940FF JMP @111 ; STATEMENT 1

; STATEMENT 51
@138 89000000 MOV AX,MAX
@139 89000000 MOV AX,OFFSET(2ROW)
@140 245E MCV AX,OFFSET(2ROW)
@141 3F 58 PUSH AX  ; 1
@142 89F6FF MOV AX,GR
@143 52 PUSH AX  ; 2
@144 B9 33FF MOV AX,3H
@145 52 PUSH AX  ; 3
@146 3B 5788 CALL FINDMX
@147 0D CALL BINDECASC(MAX,#MAXASCARRAY); /* CONVERT TO DECIMAL ASCII */
@148 89066666 MOV AX,MAX
@149 89066666 MOV AX,OFFSET(MAXASCARRAY)
@150 2F5F CALL BINDECASC
@151 E9E6FF CALL FINDMX
@152 0D DO I = # TO (SIGNED/(SIZE(TEXT)) - 1); /* OUTPUT HEADER TEXT */
@153 C706820800 MOV I,0H
@154 8C F39000000 CMP I,0BH
@155 7872 JLE $+$5H
@156 171E94FF JMP @21
@157 0D CALL CTEXT(I);
@158 893800 MOV BX,I
@159 8B FF030000 MOV TEXT,(BX); 1
@160 2F9F CALL CO
@161 0D END;
@162 B9 68620000 ADD I,1H
@163 8901FF JMP @21
@164 0D DO I = # TO 5; /* OUTPUT ASCII MAX VALUE */
@165 C706820000 MOV I,0H
@166 8C F39000000 CMP I,05H
@167 7872 JLE $+$5H
@168 171E94FF JMP @23
@169 0D CALL CO(MAXASCARRAY(I));
@170 893800 MOV BX,I
@171 2F9F CALL CO
@172 0D END;
@173 B9 68632000 ADD I,1H
@174 8901FF JMP @23
@175 0D END EXECUTIONSVEHICLE;
@176 0D ; STATEMENT 62
@177 FB 08 STI
@178 FF HLT

MODULE INFORMATION:
CODE AREA SIZE = 022H
CONSTANT AREA SIZE = 00CH
VARIABLE AREA SIZE = 0080H
MAXIMUM STACK SIZE = 0080H
137 LINES READ
0 PROGRAM ERROR(S)

END OF PL/M-86 COMPILATION