iSBC 957
INTELLEC—iSBC 86/12 INTERFACE
AND
EXECUTION PACKAGE
USER’S GUIDE

Manual Order Number: 9800743A
The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and may be used only to describe Intel products:

ICE
INSITE
INTEL
INTELLEC
ISBC

LIBRARY MANAGER
MCS
MEGA CHASSIS
MICROMAP
MULTIBUS

PROMPT
RMX
UPI
SCOPE
The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and may be used only to describe Intel products:

<table>
<thead>
<tr>
<th>ICE</th>
<th>LIBRARY MANAGER</th>
<th>PROMPT</th>
</tr>
</thead>
<tbody>
<tr>
<td>INSITE</td>
<td>MCS</td>
<td>RMX</td>
</tr>
<tr>
<td>INTEL</td>
<td>MEGACHASSIS</td>
<td>UPI</td>
</tr>
<tr>
<td>INTELLEC</td>
<td>MICROMAP</td>
<td>µSCOPE</td>
</tr>
<tr>
<td>ISBC</td>
<td>MULTIBUS</td>
<td></td>
</tr>
</tbody>
</table>
The following information, pertinent to system interfacing, was omitted from Chapter 2 (Installation). Please make the appropriate notations within the chapter to compensate for the omissions.

In section 2-7 (Intellec Series II Model 210) on page 2-2, the following paragraph should be added:

When interfacing the iSBC 86/12 to the Intellec's Serial 1 port (CRT operation), jumper 51-52 (which connects the RTS output to the CTS input) must be installed on the iSBC 86/12. When interfacing the iSBC 86/12 to the Intellec's Serial 2 port (teletypewriter operation), jumper 51-52 on the iSBC 86/12 must be removed. Note that jumper 51-52 is not installed on units shipped from the factory.

In section 2-8 (Intellec Series II Model 220/230) on page 2-2, the following sentence should be added:

On the iSBC 86/12, jumper 51-52 (which connects the RTS output to the CRT input) must be installed.

In section 2-9 (Intellec 800 TTY Channel) on page 2-4, the following note should be added to figure 2-3, iSBC 86/12 to Intellec 800 TTY Channel Cabling:

When installing the TTY UP/DOWN LOAD interface cable (P/N 4002125), the cable connector designated “P1” is inserted into the iSBC 530 TTY adapter, and the cable connector designated “J1” is inserted into the Intellec’s TTY channel connector.

Also in section 2-9 and in section 2-10 (Intellec 800 CRT Channel), the following note should be added to the paragraphs describing the installation of additional components:

When installing the SBC-902 resistor packs, be certain to align pin 1 of the resistor pack (usually denoted by a black dot) with pin 1 of the corresponding socket. When installing the Status Adapter Board assembly (PWA 1002129), be sure that pin 1 of the assembly aligns with pin 1 of socket A11.

In section 2-10 (Intellec 800 CRT Channel) on page 2-5/2-6, add the following sentence:

Jumper 51-52 on the iSBC 86/12 must be removed.
This manual provides general information, interfacing instructions, and programming information for the Intel iSBC 957 Intellec—iSBC 86/12 Interface and Execution Package. Additional information is available in the following documents:

- Intel 8086 Assembly Language Programming Manual, Order Number 9800640
- Intel ISIS-II User’s Guide, Order Number 9800306
- Intel iSBC 86/12 Single Board Computer Hardware Reference Manual, Order Number 9800645
- Intel MCS-86 User’s Manual, Order Number 9800722
- PL/M-86 Programming Manual, Order Number 9800466
- ISIS-II PL/M-86 Compiler Operator’s Manual, Order Number 9800478
- ISIS-II 8086 Cross Development Utilities Operator’s Manual, Order Number 9800639
CONTENTS (Cont'd.)

Syntax ................................................. 3-14
Operation ............................................. 3-14
Example .............................................. 3-14

CHAPTER 4
PROGRAMMING INFORMATION
Introduction ........................................... 4-1
Memory Organization .................................. 4-1
8086 CPU Register Initialization ........................ 4-1
USART Initialization .................................... 4-1
Interrupt Servicing ...................................... 4-2
Instruction Breakpoints ................................ 4-3
System I/O Routines ..................................... 4-3
Console Input (CI) Routine ............................. 4-3
Console Output (CO) Routine ......................... 4-6

APPENDIX A
iSBC 86/12 MONITOR
(PL/M-86 COMPILER SOURCE LISTING)

TABLES

<table>
<thead>
<tr>
<th>TABLE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Equipment Supplied</td>
<td>1-2</td>
</tr>
<tr>
<td>3-1</td>
<td>8086 CPU Registers</td>
<td>3-3</td>
</tr>
<tr>
<td>3-2</td>
<td>Monitor Command List</td>
<td>3-3</td>
</tr>
</tbody>
</table>

ILLUSTRATIONS

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>iSBC 86/12 to Intellec Series II Model 210 Cabling</td>
<td>2-3</td>
</tr>
<tr>
<td>2-2</td>
<td>iSBC 86/12 to Intellec Series II Model 220/230 Cabling</td>
<td>2-3</td>
</tr>
<tr>
<td>2-3</td>
<td>iSBC 86/12 to Intellec 800 TTY Channel Cabling</td>
<td>2-4</td>
</tr>
<tr>
<td>2-4</td>
<td>iSBC 86/12 to Intellec 800 CRT Channel Cabling</td>
<td>2-5</td>
</tr>
</tbody>
</table>
1-1. Introduction

The iSBC 957 Intellec–iSBC 86/12 Interface and Execution Package provides the
hardware and software required to interface an iSBC 86/12 Single Board Computer
with an Intel Intellec Microcomputer Development System.

1-2. Description

The Interface and Execution Package consists of the following:

a. Loader software and monitor ROM's.
b. Four cable assemblies.
c. Teletype adapter.
d. Line drivers and terminators (associated with input/output).

Also supplied are four iSBC 901 Resistor Packs and four type 7437 line driver in-
tegrated circuits. These components, which are not used with the implementation of
this package, are supplied for the user's own purpose; refer to paragraph 2-10 in the
9800645.

The loader provides the software link between the Intellec system and the iSBC
86/12. The loader is provided on diskettes and operates under ISIS-II control. The
cables, teletype adapter, and line drivers and terminators support the different iSBC
86/Intellec configurations. Complete instructions for interfacing the iSBC 86/12
with each of the Intellec models are provided in Chapter 2 and operation informa-
tion is given in Chapter 3. Programming information is presented in Chapter 4 and
the iSBC 86/12 monitor source listing is provided in Appendix A.

1-3. Equipment Supplied

A list of the equipment supplied with the Interface and Execution Package is pro-
vided in table 1-1.
<table>
<thead>
<tr>
<th>Part Number</th>
<th>Quantity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9500043</td>
<td>1</td>
<td>Single Density Diskette containing ISIS-II ISBC 86/12 Loader</td>
</tr>
<tr>
<td>9700039</td>
<td>1</td>
<td>Double Density Diskette containing ISIS-II ISBC 86/12 Loader</td>
</tr>
<tr>
<td>9100171</td>
<td>1</td>
<td>I.C., Intel 2716 EPROM (Monitor Program)</td>
</tr>
<tr>
<td>9100172</td>
<td>1</td>
<td>I.C., Intel 2716 EPROM (Monitor Program)</td>
</tr>
<tr>
<td>9100173</td>
<td>1</td>
<td>I.C., Intel 2716 EPROM (Monitor Program)</td>
</tr>
<tr>
<td>9100174</td>
<td>1</td>
<td>I.C., Intel 2716 EPROM (Monitor Program)</td>
</tr>
<tr>
<td>4000977</td>
<td>1</td>
<td>ISBC 530 Teletype Adapter</td>
</tr>
<tr>
<td>1002129</td>
<td>1</td>
<td>Status Adapter (printed circuit board with 14 pins arranged to plug into integrated circuit socket)</td>
</tr>
<tr>
<td>4500644</td>
<td>4**</td>
<td>ISBC 901 Resistor Pack, Pull up/Pull Down</td>
</tr>
<tr>
<td>4500645</td>
<td>4**</td>
<td>ISBC 902 Resistor Pack, Pull Up</td>
</tr>
<tr>
<td>54-068</td>
<td>4</td>
<td>I.C., 7437, quadruple 2-input positive-NAND buffers</td>
</tr>
<tr>
<td>4002127</td>
<td>1*</td>
<td>Cable Assembly, RS232C Up/Down Load (round cable with 25-pin male connector at each end)</td>
</tr>
<tr>
<td>4002287</td>
<td>1*</td>
<td>Cable Assembly, Parallel Up/Down Load (flat cable with 50-pin edge connector at one end and an adapter to 25-pin male connector at other end)</td>
</tr>
<tr>
<td>4000677</td>
<td>1*</td>
<td>Cable Assembly, OEM RS232C Input/Output (flat cable with 26-pin edge connector at one end and 25-pin RS232C connector at other end)</td>
</tr>
<tr>
<td>4002125</td>
<td>1*</td>
<td>Cable Assembly, TTY Up/Down Load (round cable 25-pin male connector at each end)</td>
</tr>
<tr>
<td>84-009</td>
<td>8</td>
<td>Screw, panhead, 4-40 x 0.25 inch</td>
</tr>
<tr>
<td>9800743</td>
<td>1</td>
<td>ISBC 957 Intellec--ISBC 86/12 Interface and Execution Package User’s Guide</td>
</tr>
<tr>
<td>9800645</td>
<td>1</td>
<td>ISBC 86/12 Single Board Computer Hardware Reference Manual</td>
</tr>
<tr>
<td>9800640</td>
<td>1</td>
<td>Intel 8086 Assembly Language Programming Manual</td>
</tr>
</tbody>
</table>

Note: ISBC 901 Resistor Packs and 7437 IC’s are not used in the implementation of the Interface and Execution Package. These parts are supplied to use at your discretion.

* Assembly drawings supplied with cable assemblies.
** Schematic diagrams supplied with resistor packs.
2-1. Introduction

This chapter provides information for configuring and interfacing the Interface and Execution Package with the Intellec system. The iSBC 86/12 Single Board Computer must be connected to the spare serial interface channel on the Intellec system. Therefore, the hardware requirement depends on the type (model) of Intellec system and the console device (CRT or teletypewriter) in use.

2-2. General Configuration

The iSBC 86/12 Single Board Computer should be installed in a chassis other than that of the Intellec system. The use of the iSBC 86/12 in the Intellec system chassis is not recommended and is not supported.

2-3. iSBC 86/12 Jumpers/Switches

Except where noted otherwise in this chapter, the general jumper and switch requirements for configuring the ROM/EPROM, Timer Input Frequency (Counter 2), and Serial I/O Port are the default (factory) configurations as defined in the following subparagraphs. Refer to the iSBC 86/12 Single Board Computer Hardware Reference Manual, Order No. 9800645, for details.

ROM/EPROM Configuration

The ROM/EPROM default jumpers and switches for the iSBC 86/12 and iSBC 86/12S are as follows:

<table>
<thead>
<tr>
<th>iSBC 86/12</th>
<th>iSBC 86/12S</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Jumpers</strong></td>
<td><strong>Switch S1</strong></td>
</tr>
<tr>
<td>94-96</td>
<td>8-9 (closed)</td>
</tr>
<tr>
<td>97-98</td>
<td>7-10 (open)</td>
</tr>
</tbody>
</table>

Timer (Counter 2) Input Frequency

The 8253 input frequency for Counter 2 (8251 Baud Rate Clock) is 1.23 MHz. This is selected by default jumper 54-55.

Serial I/O Port Configuration

The serial I/O port default jumpers are as follows:

Jumpers In

39-40
42-43
W1 (A-B)
W2 (A-B)
W3 (A-B)
Time Out Option
Inadvertent attempts to access non-existent memory will cause the 8086 CPU to hang up in a wait state. If it is desired to prevent such a hang up, connect jumper 5-6 to enable the failsafe timer. (Jumper 5-6 is not connected at the factory.)

Priority Interrupts
The default (factory installed) jumpers (posts 74 through 81) connecting interrupt inputs to the 8259A Programmable Interrupt Controller (PIC) should be removed unless the user program is expecting them.

2-4. iSBC 86/12 Monitor Program
The Monitor Program resides in the four 2716 EPROM’s. Install these four chips in the iSBC 86/12 as follows:

<table>
<thead>
<tr>
<th>Part No.</th>
<th>Socket</th>
</tr>
</thead>
<tbody>
<tr>
<td>9100171</td>
<td>A28</td>
</tr>
<tr>
<td>9100172</td>
<td>A46</td>
</tr>
<tr>
<td>9100173</td>
<td>A29</td>
</tr>
<tr>
<td>9100174</td>
<td>A47</td>
</tr>
</tbody>
</table>

2-5. Intellec System Jumpers
Ensure that any I/O port (channel) of the Intellec system to be connected to the iSBC 86/12 has all default (factory) jumpers connected. Refer to the applicable Intellec system manual. During its initialization sequence, the loader reprograms the Intellec USART to the iSBC 86/12 for 9600 baud and assumes the jumpers are configured as shipped from the factory. (Exception: The Intellec 800 TTY channel is not programmed.)

2-6. System Interfacing
The following paragraphs describe the interfacing required between the iSBC 86/12 and the various Intellec systems.

2-7. Intellec Series II Model 210
The Intellec Series II Model 210 must be upgraded with disk drives in order to use it with the Interface and Execution Package.

The iSBC 86/12 interfaces to the Serial 1 or Serial 2 port (channel) of the Intellec Series II Model 210. If the Intellec console is a CRT device, the Serial 1 port is used; if the console is a teletypewriter, the Serial 2 port is used. Connect the cables as shown in figure 2-1. Secure the RS232C connector to the Intellec chassis using two 4-40 panhead screws.

2-8. Intellec Series II Model 220/230
The iSBC 86/12 interfaces to the Serial 1 Port of the Intellec Series II Model 220 or Model 230. Connect the cables as shown in figure 2-2. Secure the RS232C connector to the Intellec chassis using two 4-40 panhead screws.
Figure 2-1. iSBC 86/12 to Intellec Series II Model 210 Cabling

Figure 2-2. iSBC 86/12 to Intellec Series II Model 220/230 Cabling
2-9. Intellec 800 TTY Channel

The isBC 86/12 interfaces to the TTY channel of the Intellec 800 when the Intellec console is a CRT device. In this configuration, there are two operating modes available. One mode uses the isBC 86/12 serial I/O port only; the other mode uses the isBC 86/12 serial I/O port and a parallel interface.

The parallel interface provides a slightly higher transmission rate for loading files than is possible with the Intellec 800 CRT channel and, therefore, the parallel interface is used only with the load and transfer commands. This requires the use of the 8255A Programmable Peripheral Interface on the isBC 86/12.

To provide the proper electrical connection (protective ground) for the serial I/O port, install a jumper between posts 63 and 64 (near edge connector J2) and the isBC 86/12.

The isBC 86/12 requires the installation of additional components and the modification of default (factory configured) jumpers if the parallel interface is used. Install the components and change the default jumpers as described below.

<table>
<thead>
<tr>
<th>Install Component</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>isBC 902 Resistor Pack</td>
<td>A10, A12, A13</td>
</tr>
<tr>
<td>Status Adapter Board</td>
<td>A11</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Remove Jumper</th>
<th>Add Jumper</th>
</tr>
</thead>
<tbody>
<tr>
<td>21-25</td>
<td>25-31</td>
</tr>
<tr>
<td>13-14</td>
<td>18-31</td>
</tr>
<tr>
<td>32-33</td>
<td>14-30</td>
</tr>
<tr>
<td>26-27</td>
<td>20-33</td>
</tr>
<tr>
<td>19-20</td>
<td>13-27</td>
</tr>
<tr>
<td>30-31</td>
<td></td>
</tr>
</tbody>
</table>

After the isBC 86/12 is configured, connect the cables as shown in figure 2-3. Secure the connectors to the isBC 530 TTY Adapter chassis using four 4-40 panhead screws. (Two screws per connector.) Secure the connectors to the Intellec chassis using four 4-40 panhead screws. (Two screws per connector.)

---

![Diagram of isBC 86/12 to Intellec 800 TTY Channel Cabling](image)

Figure 2-3. isBC 86/12 to Intellec 800 TTY Channel Cabling
2-10. Intellec 800 CRT Channel

The iSBC 86/12 is interfaced to the CRT channel of the Intellec 800 when the Intellec console is a teletypewriter. In this configuration there are two operating modes available. One mode uses the iSBC 86/12 serial I/O port only; the other mode uses the iSBC 86/12 serial I/O port and a parallel interface.

The parallel interface provides a much faster transmission rate for loading files than is possible with the Intellec 800 TTY channel and, therefore, the parallel interface is used only with the load and transfer commands. This interface requires the use of the 8255A Programmable Peripheral Interface on the iSBC 86/12.

The iSBC 86/12 requires the installation of additional components and the modification of default (factory configured) jumpers if the parallel interface is used. Install the components and change the default jumpers as described below.

<table>
<thead>
<tr>
<th>Install Component</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>iSBC 902 Resistor Pack</td>
<td>A10, A12, A13</td>
</tr>
<tr>
<td>Status Adapter Board</td>
<td>A11</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Remove Jumper</th>
<th>Add Jumper</th>
</tr>
</thead>
<tbody>
<tr>
<td>21-25</td>
<td>25-31</td>
</tr>
<tr>
<td>13-14</td>
<td>18-31</td>
</tr>
<tr>
<td>32-33</td>
<td>14-30</td>
</tr>
<tr>
<td>26-27</td>
<td>20-33</td>
</tr>
<tr>
<td>19-20</td>
<td>13-27</td>
</tr>
<tr>
<td>30-31</td>
<td></td>
</tr>
</tbody>
</table>

After the iSBC 86/12 is configured, connect the cables as shown in figure 2-4. Secure the connectors to the Intellec chassis using four 4-40 panhead screws. (Two screws per connector.)

Figure 2-4. iSBC 86/12 to Intellec 800 CRT Channel Cabling
3-1. Introduction

This chapter provides operating instructions for the Interface and Execution Package. The loader provides commands for loading programs into the iSBC 86/12 from an Intellec system and for transferring programs from the iSBC 86/12 to an Intellec system. The loader also supports the debug commands provided by the iSBC 86/12 on-board monitor.

3-2. Start-Up Procedure

The iSBC 86/12 loader program requires an Intellec system with 32K bytes of memory. The loader program is loaded from ISIS-II by invoking the program SBC861 when ISIS prompts for a command as follows:

```
-:Fn:SBC861
ISIS-II iSBC 86/12 LOADER, Vx.x
```

where :Fn: specifies the drive number and x.x denotes the current version of the loader program.

After the sign-on message appears, power-on or reset the iSBC 86/12. Then type the character “U” on the keyboard twice in order for the on-board monitor to determine the baud rate of the interface. When the baud rate has been successfully determined, the monitor sign-on message

```
ISBC 86/12 MONITOR, Vx.x
```

is output to the console. When the monitor is ready, it will prompt with a period “.” at the beginning of a new line.

**NOTE**

If random characters are displayed, the incorrect baud rate was determined by the on-board monitor. In this case, reset the iSBC 86/12 and again type the character “U” twice.

3-3. Command Structure

The loader prompts with a period “.” when it is ready for a command. You can then enter a command line, which consists of a one- or two-character command followed by zero, one, or more arguments. The command may be separated from the first argument by an optional single space; a single comma is required as a delimiter between arguments. The command line is terminated by a carriage return or a comma depending on the command, and no action takes place until the command terminator is sensed. You can cancel a command before entering the command terminator by pressing any illegal key (e.g., rubout or Control-X).

Only uppercase letters and digits may be used in the commands and arguments. Numeric arguments can be expressed as a number, the contents of a register, or the sum or difference of numbers and register contents. Thus, addresses and data can be expressed as follows:
<addr>::= [<expr>]:<expr>
<expr>::= <number>|<register>|<expr> {+-} <number>|<expr> {+-} <register>
<register>::= AX|BX|CX|DX|SP|BP|SI|DI|CS|DS|SS|ES|IP|FL
<number>::= <digit><digit><number>
<digit>::= 0|1|2|3|4|5|6|7|8|9|A|B|C|D|E|F

Numeric fields within arguments are entered as hexadecimal numbers. The valid range of numerical values is from 0000-FFFF. Larger numbers may be entered, but only the last four digits (or two in the case of byte values) are significant. Leading zeros may be omitted.

Whenever word values are displayed, the contents of the high address location is displayed followed by the contents of the low address location. Similarly, when entering word values, the high byte is followed by the low byte. If necessary leading zeros will be appended to the value by the monitor.

An address argument consists of a segment value and an offset value separated by a colon (:). If a segment value is not specified, the default segment value is the CS register value except where noted otherwise in the command description.

NOTE
Since the commands are not line oriented, the loader cannot execute under the ISIS-II SUBMIT facility.

3-4. Errors

Each character input to the monitor is checked for validity. An erroneous entry causes the monitor to type a "#" and prompt for a new command by outputting "1..." on a new line. The monitor detects an attempt to modify EPROM or non-existent RAM by writing the data, reading it back, and then comparing the values. If the iSBC 86/12 board is not jumpered to provide a timeout when non-existent RAM is accessed, then the system will hang. (Refer to Chapter 2.)

If an error occurs when attempting to access an ISIS-II file, the error number is displayed and the command is aborted. After a non-fatal error, the monitor prompts for a new command. A fatal error results in a return to ISIS.

3-5. Control Characters

Control characters are used to start and stop the output or execution of the D, X, C, F, and W commands. Control-S is used to temporarily stop the operation of a command; Control-Q is used to resume the operation of the command. Control-C is used to abort the operation. After a Control-S, the only acceptable characters are Control-Q and Control-C.

3-6. 8086 CPU Registers

The 8086 CPU, which is the heart of the iSBC 86/12, includes the 14 registers listed in table 3-1. These registers are referenced in the command syntax in their abbreviated form.
Table 3-1. 8086 CPU Registers

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Abbreviation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accumulator</td>
<td>AX</td>
</tr>
<tr>
<td>Base</td>
<td>BX</td>
</tr>
<tr>
<td>Count</td>
<td>CX</td>
</tr>
<tr>
<td>Data</td>
<td>DX</td>
</tr>
<tr>
<td>Stack Pointer</td>
<td>SP</td>
</tr>
<tr>
<td>Base Pointer</td>
<td>BP</td>
</tr>
<tr>
<td>Source Index</td>
<td>SI</td>
</tr>
<tr>
<td>Destination Index</td>
<td>DI</td>
</tr>
<tr>
<td>Code Segment</td>
<td>CS</td>
</tr>
<tr>
<td>Data Segment</td>
<td>DS</td>
</tr>
<tr>
<td>Stack Segment</td>
<td>SS</td>
</tr>
<tr>
<td>Extra Segment</td>
<td>ES</td>
</tr>
<tr>
<td>Instruction Pointer</td>
<td>IP</td>
</tr>
<tr>
<td>Flag</td>
<td>FL</td>
</tr>
</tbody>
</table>

3-7. Command Descriptions

This section describes the 14 loader and monitor commands listed in table 3-2. The syntax conventions used in the command structure are as follows:

- [A] indicates that “A” is optional
- [A]* indicates one or more optional iterations of “A”
- <B> indicates that “B” is a variable
- {AB} indicates “A” or “B”
- <cr> indicates a carriage return is entered

The following paragraphs describe the 14 commands and provide error conditions and examples where appropriate. In the examples, the loader/monitor outputs are underscored.

Table 3-2. Monitor Command List

<table>
<thead>
<tr>
<th>Command</th>
<th>Function and Syntax</th>
</tr>
</thead>
</table>
| L       | Load Hex Object File
          | Loads hexadecimal object file from Intellec into ISBC 86/12 memory. |
          | L {S[P],<filename>[,<bias_addr>]}<cr> |
| T       | Transfer Hex Object File |
          | Transfers block of ISBC 86/12 memory to Intellec as a hex object file. |
          | T[X] {S[P],<start_addr>,<end_addr>,<filename> [,<exec_addr>]}<cr> |
| E       | Exit |
          | Exits the loader program and returns to ISIS. |
          | E<cr> |
| N       | Single Step |
          | Executes one user program instruction. |
          | N[<addr>],[[<addr>]],*<cr> |
| G       | Go |
          | Transfers control of the 8086 CPU to the user program. |
          | G[<start_addr>][,[<break 1_addr>]<break 2_addr>]][<cr> |
Table 3-2. Monitor Command List (Cont’d.)

<table>
<thead>
<tr>
<th>Command</th>
<th>Function and Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>Substitute Memory</td>
</tr>
<tr>
<td>X</td>
<td>Examine/Modify Register</td>
</tr>
<tr>
<td>D</td>
<td>Display Memory</td>
</tr>
<tr>
<td>M</td>
<td>Move</td>
</tr>
<tr>
<td>C</td>
<td>Compare</td>
</tr>
<tr>
<td>F</td>
<td>Find</td>
</tr>
<tr>
<td>H</td>
<td>Hex Arithmetic</td>
</tr>
<tr>
<td>I</td>
<td>Port Input</td>
</tr>
<tr>
<td>O</td>
<td>Port Output</td>
</tr>
</tbody>
</table>

S: Displays/Modifies memory locations S[W]<addr>,[[<new contents>],["]<cr>
X: Displays/Modifies 8086 CPU registers. X[<reg>][[<new contents>],["]<cr>
D: Displays contents of a memory block. D[W]<start addr>,[<end addr>]<cr>
M: Moves contents of a memory block. M<start addr>,<end addr>,<destination addr><cr>
C: Compares two memory blocks. C<start addr>,<end addr>,<destination addr><cr>
F: Searches a memory block for a constant. F[W]<start addr>,<end addr>,<data><cr>
H: Performs hexadecimal addition and subtraction. H<data 1>,<data 2><cr>
I: Inputs and displays data from input port. I[W]<port addr>,["]<cr>
O: Outputs data to output port. O[W]<port addr>,<data>["]<cr>

3-8. Load Hexadecimal File (L)

Function
This command (L) loads a hexadecimal object file into the iSBC 86/12 system from the Intellec system.

Syntax
L S|P, <filename>[,<bias addr>]<cr>

where S=serial mode and P=parallel mode.

Operation
The first argument S|P specifies which interface is used: serial (S) or parallel (P). The parallel mode is not supported on an Intellec Series II. The user then enters the filename specifying a file in the 8086 or 8080 hexadecimal object file format. The data read from the file is output to the iSBC 86/12 where it is loaded into the locations specified by the extended address records and load address fields. If the file is in 8080 format, the data is loaded into memory locations relative to 0.

If an optional bias addr is specified, its segment value is added to each extended address record in the file and its offset value is added to each offset address in the file, thus forming a new load address. For an 8080 file, the segment value specified is added to the default segment value 0. If no segment value is specified in the bias addr, then 0 is used as the segment value for the bias.
If the file is in 8086 format and includes an 8086 execution start address record, then the CS and IP registers are set to the values specified in the record. However, if the file is in 8080 format and the end-of-file record includes an 8080 execution start address, then the IP register is set to this value and the CS register remains unchanged. Thus, a subsequent Go (G) or Single Step (N) command uses the address specified in the file unless modified by the user.

**Error Conditions**

The following error conditions are associated with the Load (L) command:

1. Attempt to store into EPROM or non-existent RAM.
2. ISIS-II type (1-99) errors.
3. "P" specified in first argument on Intellec Series II.
4. Timeout.
5. Checksum error.

**Example**

Load file :F1:ABC.HEX into iSBC 86/12 memory using the serial interface:

```
  _L S;:F1:ABC.HEX<cr>
```

**3-9. Transfer Hexadecimal File (T)**

**Function**

This command (T) transfers the contents of a block of memory in the iSBC 86/12 system to a hexadecimal object file in the Intellec system.

**Syntax**

```
T[X] {S|P},<start addr>,<end addr>,<filename>[,<exec addr>]<cr>
```

where T=8086 format and TX=8080 format.

**Operation**

The first argument \{S|P\} specifies which interface is used: serial (S) or parallel (P). The parallel mode is not supported on the Intellec Series II. The source locations are specified by the `start addr` and `end addr`. The destination is specified as the `filename` of an ISIS-II file. The on-board monitor outputs the data in 8086 or 8080 hexadecimal object file format. The user may optionally enter the `exec addr` as the address to be put in an 8086 execution start address record or the 8080 end-of-file record.

If the 8086 format is specified, then the segment value for the first extended address record and the offset value for the load address field of the first data record are taken from the corresponding fields within the `start addr` expression. If no segment value is specified in the `end addr`, then it defaults to the value specified or implied in the `start addr`. The CS and IP register values for the execution start address record are taken from their respective fields within the `exec addr` expression.
If the 8080 format is specified, then the load address for the first data record is taken from the offset value in the `start addr` expression, although the data is output from the actual address entered. The execution address put in the end-of-file record is taken from the `exec addr` if specified. No segment value is allowed in the `end addr` and `exec addr`.

**Error Conditions**

The following error conditions are associated with the Transfer (T) command:

1. `end addr` is less than `start addr`.
2. ISIS-II type (1-99) errors.
3. "P" specified in first argument on Intellec Series II.
4. Timeout.
5. Checksum error.

**Example**

Transfer iSBC 86/12 memory between 00400 and 0FE50, relative to current CS register, into file :F2:MYPROG in 8086 format using the serial interface:

```
    _T S,400,FE50,:F2:MYPROG<cr>
```

**3-10. Exit (E)**

**Function**

This command (E) allows you to exit the loader and return to ISIS.

**Syntax**

```
    E<cr>
```

**3-11. Single Step (N)**

**Function**

This command (N) executes one user program instruction.

**Syntax**

```
    N[<addr>],[[(<addr>),]],[<cr>]
```

**Operation**

After "N" is entered, the monitor displays the current IP register contents followed by a "-" and the instruction byte pointed to by the IP register. If you wish to modify the IP register or both the CS and IP registers, enter an `addr` value followed by a comma. If the `addr` value includes a segment value, then both the CS and IP registers are modified. Otherwise, only the IP register is modified.
A comma, when typed after the next instruction byte is displayed or after entering \texttt{addr}, causes all user registers to be restored and a single instruction within the user program to be executed. The monitor is then reentered, all user registers are saved, and the new IP (followed by "--" and the next instruction byte) is displayed. The procedure for modifying the IP (and CS) register and/or single-stepping the next instruction byte can be repeated any number of times. A carriage return after the next instruction byte is displayed terminates the command.

The following restrictions apply to the single-step command:

1. If an interrupt occurs prior to the completion of the single-stepped instruction, or if the single-stepped instruction generates an interrupt (e.g., an INT instruction), then upon reentering the monitor, the CS and IP register values will point to the interrupt service routine. An exception occurs with the INT 3 instruction. In this case, the CS and IP values will point to the instruction after the INT 3.

2. An instruction that is part of a sequence of instructions that switches stacks (such that the new stack is in a new segment) cannot be single stepped.

**Examples**

1. \texttt{N\_3C07 - 40\_3C00} Change IP to 3C00 and step.
2. \texttt{3C01 - 5B}, Step.
3. \texttt{3C02 - 5A}, Step.
4. \texttt{3C03 - 5B<cr>} Terminate command.

### 3-12. Go (G)

**Function**

This command (G) transfers control of the CPU from the monitor to the user program.

**Syntax**

\texttt{G[<start addr>][,<break 1 addr>[,<break 2 addr>]]<cr>}

**Operation**

After "G" is entered, the monitor displays the current IP register contents followed by a "--" and the instruction byte pointed to by the IP register. If you wish to modify the IP register or both the CS and IP registers, enter the \texttt{start addr}. When the \texttt{start addr} includes a segment value, both the CS and IP registers are modified. Otherwise, only the IP register is modified.

One or two optional breakpoint addresses may be specified by entering a comma followed by \texttt{break 1 addr} and \texttt{break 2 addr} after the instruction byte is displayed or after entering the \texttt{start addr}. If a segment value was specified in the \texttt{start addr}, then it becomes the default segment value for each \texttt{break addr}.

A carriage return after the optional arguments are entered or after the next instruction byte is displayed causes the monitor to restore all user registers and pass control to the user program.
Breakpoints are implemented by replacing each breakpointed instruction with an INT 3 instruction, and therefore only instructions in RAM may be breakpointed. Upon execution of the INT 3 instruction, the monitor is reentered, all registers are saved, the breakpointed instruction(s) are restored, "BRn @XXXX:YYYY ZZ" is displayed (where n = 1 or 2, XXXX = CS, YYY = IP, and ZZ = next instruction byte), and you are prompted for a new command. If the monitor is reentered through an internally or externally generated interrupt before a breakpoint occurs, the breakpointed instruction(s) is restored by the monitor.

Error Conditions
An error is caused by an attempt to breakpoint EPROM or non-existent RAM.

Examples
(1) .G 1000- F5<cr> Begin at current IP.
(2) .G 1000 - F5 3000<cr> Begin at 3000 relative to current CS.
(3) .G 1000 - F5 0015:3000<cr> Begin at 3000 relative to CS value of 0015.
(4) .G 1000 - F5 3000, 3C01<cr> BR1 @0015:3C01 F5
   Begin at 3000 and set breakpoint 1 at 3C01.
   Monitor is entered at breakpoint.
(5) .G 1000 - F5, 3C01<cr> Begin at current IP and set breakpoint at 3C01.

3-13. Substitute Memory (S)

Function
This command (S) allows you to display and optionally modify memory locations on a byte or word basis.

Syntax
S[W]<addr>,.[[<new contents>]],]*<cr>

where S=byte mode and SW=word mode.

Operation
The memory contents are displayed and modified as bytes if "S" is specified; the memory contents are displayed and modified as words if "SW" is specified. When the command is entered, the contents of the memory location specified by addr is displayed followed by the prompt "—".

If you wish to modify the contents of the location displayed, enter the new contents (data to be stored) followed by a comma or a carriage return. The location is then updated with the new data entered.

If a comma is typed after the monitor's prompt or after entering the new contents, the offset address and contents of the next location are displayed on a new line followed by another prompt "—". The procedure for modifying the current location and/or displaying the next location can then be repeated any number of times. A carriage return after any prompt "—" or after the entry of new contents terminates the command.
Error Conditions

An error is caused if the _addr_ is located in EPROM or in non-existent RAM.

Examples

(1) Examine locations 3FF0 to 3FF3, relative to the DS register, and modify location 3FF2:

```
  $4 DS:3FF0, F5-
  3FF1 4D-
  3FF2 59- 5D,
  3FF3 C3- <cr>
```

(2) Examine and modify top element of stack:

```
  _SW  SS:SP, 3C1F- 3C1E<cr>
```

3-14. Examine/Modify Register (X)

Function

This command (X) allows you to examine and optionally modify the CPU registers.

Syntax

```
X[<reg>][[<new contents>]],*<cr>
```

Operation

This command (X) has two forms depending on whether or not a register is specified in the _reg_ variable. In the first form, when a register is specified (e.g., AX, BX, SI, CS, etc.), the contents of the specified register are displayed followed by a prompt "—". If you wish to modify the contents of the register, enter the _new contents_ followed by a comma or carriage return. The register is then updated with the new data entered. If a comma is typed after the monitor’s prompt or after entering the _new contents_ value, the name and contents of the next register in order is displayed on a new line followed by another prompt "—". (The registers are displayed in the sequence listed in table 3-1.) The procedure for modifying the current register contents and/or displaying the next register can be repeated until the last register has been displayed. A carriage return after any prompt "—", or after entry of a _new contents_ value, terminates the command.

In the second form, no register is specified and the command is simply X followed by a carriage return. This form of the command displays all the CPU register names and contents in the order listed in table 3-1.

Examples

(1) Modify the contents of the SI register and then examine the DI register:

```
  X SI=034C- FFF,
  DI=F638- <cr>
```

(2) Examine all the CPU registers:

```
  X<cr>
  AX=FFFFFF BX=FFFFFF CX=FFFFFF DX=FFFFFF SP=FFFFFF BP=FFFFFF SI=FFFFFF
  DI=FFFFFF CS=FFFFFF DS=FFFFFF SS=FFFFFF ES=FFFFFF IP=FFFFFF FL=FFFFFF
  ```
3-15. Display Memory (D)

Function
This command (D) displays the contents of a specific block of memory; the contents can be displayed on a byte or word basis.

Syntax
D[W]<start addr>[,<end addr>]<cr>

where D=byte mode and DW=word mode.

Operation
This command provides a line-by-line formatted hexadecimal display of the memory block bounded by the start addr and end addr, inclusive. The end addr is an offset address relative to the segment value specified or implied in the start addr expression; consequently, no segment value is allowed. This means that the block size is limited to 64K bytes. If end addr is omitted, only one location is displayed. The display can be as bytes or words, depending upon whether an optional "W" is entered. In the word mode, the high-order byte is followed by the low-order byte. Each line of the display begins with the offset address of the first memory location displayed on that line, followed by the contents of each location (or pair of locations in the word mode).

Error Condition
An error is caused if the end addr is less than the offset value of the start addr.

Examples
(1) Display locations 0009 through 002A relative to DS register:
   _D DS:9,2A<cr>
   0009 00 00 00 00 00 00
   0010 34 12 00 00 00 00 00 00 00 00 00 00 00 00 00
   0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00

(2) Display location 0019 relative to CS register:
   _D 19<cr>
   0019 FE

(3) Display locations 0009 through 002A, relative to DS register, in word mode:
   _DW DS:9,2A<cr>
   0009 0000 0000 0000 0000 3400
   0011 0012 0000 0000 0000 0000 0000 0000 0000 0000 0000
   0021 0000 0000 0000 0000 0000

3-16. Move (M)

Function
This command (M) moves the contents of a memory block.
Syntax

\[ M<\text{start addr}>,<\text{end addr}>,<\text{destination addr}>,<\text{cr}> \]

Operation

The move command moves the contents of the memory block bounded by the \textit{start addr} and \textit{end addr}, inclusive, to the memory locations starting at the \textit{destination addr}. The \textit{end addr} is an offset address relative to the segment value specified or implied in the \textit{start addr} expression, and consequently no segment value is allowed. This means that the block size is limited to 64K bytes. The move is done a byte at a time beginning with the contents of the \textit{start addr}. When the move is completed, the monitor prompts for a new command.

The move command may be used to fill memory with a constant by first modifying the contents at location \textit{start addr} with the constant, and then specifying the \textit{destination addr} as \textit{start addr} + 1 in a move command. Note that, in this case, the specified \textit{end addr} must be one less than the actual end address desired.

Error Conditions

The following error conditions apply to this command:

1. \textit{end addr} is less than offset value of \textit{start addr}.
2. Attempt to move block to EPROM or non-existent RAM.

Example

Move the contents of memory between locations 0200 and 0250H, relative to DS register, to the destination address with segment value of ES + 10 and offset value of 0150:

\[ _M \text{ DS:200,250,ES+10:150<cr>} \]

3-17. Compare (C)

Function

This command (C) compares the contents of one block of memory with that of another block.

Syntax

\[ C<\text{start addr}>,<\text{end addr}>,<\text{destination addr}>,<\text{cr}> \]

Operation

This command compares the contents of the memory block bounded by the \textit{start addr} and \textit{end addr}, inclusive, with the contents of the memory block starting at the \textit{destination addr}. The \textit{end addr} is an offset address relative to the segment value specified or implied in the \textit{start addr} expression, and consequently no segment value is allowed. This means that the block size is limited to 64K bytes. Each time the contents of a location in the first block is not equal to the contents of the corresponding
location in the destination block, the mismatch is displayed. A single line is formatted with the offset address and contents of the location within the first block, followed by the offset address and contents of the location within the destination block.

**Error Condition**

An error occurs if the *end addr* is less than the offset value of the *start addr*.

**Example**

Compare the contents of memory between locations 0000 and 0030, relative to CS register, with the contents of memory starting at 0050H, relative to ES register:

```
.C 0,30,ES:50<cr>
0021 00 0071 1F
002D C8 007D D3
```

3-18. **Find (F)**

**Function**

This command (F) searches a block of memory for a match on a byte or word value.

**Syntax**

```
F[W]<start addr>,<end addr>,<data><cr>
```

where F=find byte and FW=find word.

**Operation**

The search is performed in a sequential manner over the block bounded by the *start addr* and *end addr*, inclusive. The *end addr* is an offset address relative to the segment value specified or implied in the *start addr* expression, and consequently no segment value is allowed. This means that the block size is limited to 64K bytes. Each time a match is found, its offset address is displayed. When the entire block has been searched, the monitor prompts for a new command.

In the word mode after each comparison is made, the monitor’s address pointer for the next comparison is incremented by one as shown in the example below.

**Error Condition**

An error occurs if the *end addr* is less than the offset value of the *start addr*.

**Example**

Search locations 0100-0101, 0101-0102, 0102-0103, 0103-0104, relative to DS register, for FFFF.

```
.FW DS:100,103,FFFF<cr>
0100
0103
```

The contents of locations 0100-0101 and 0103-0104 equal FFFF.
3-19. Hexadecimal Arithmetic (H)

Function
This command (H) performs hexadecimal addition and subtraction of two arguments.

Syntax
\[ H<data_1>,<data_2><cr> \]

Operation
Two’s complement arithmetic modulo \(2^n\) is performed. After the carriage return is entered, the monitor prints the sum (value of \(data_1\) plus the value of \(data_2\)), a space, and the difference (value of \(data_1\) minus the value of \(data_2\)).

Example
\[ H 0C52,0401<cr> \]
\[ 1053 0851 \]

3-20. Port Input (I)

Function
This command (I) inputs and displays a byte or a word from the specified port.

Syntax
\[ I[W]<port_addr>,[,][]<cr> \]

where \(I=\) input byte and \(IW=\) input word.

Operation
This command inputs a byte or word from the port specified by the \(port\_addr\) and displays the value. No segment value is allowed in the \(port\_addr\) expression since the I/O space is addressed as if it were a single segment. A comma must be entered after the \(port\_addr\) to activate the command. After the input value is displayed, a comma may be entered again to perform another input operation from the same port. This procedure may be repeated any number of times. A carriage return terminates the command.

Example
Input a byte from port F7 three times:
\[ I F7, \]
\[ 2E, \]
\[ 2F<cr> \]
3-21. Port Output (O)

Function
This command (O) outputs a byte or a word to the specified port.

Syntax
\[O[W]<port\, addr>,<data>[,<data>]*<cr>\]
where \(O\) = output byte and \(OW\) = output word.

Operation
This command outputs the byte or word specified by the \(data\) to the port specified by \(port\, addr\). No segment value is allowed in the \(port\, addr\) expression since the I/O space is addressed as if it were a single segment. If more than one output operation to the same port is to be executed, a comma may be typed after \(data\). The monitor will output the value to the specified port and display "-" on a new line, prompting for the next value to be output. The procedure may be repeated by entering another \(data\) followed by a comma. A carriage return entered after a prompt terminates the command. A carriage return after entering \(data\) outputs the value and then terminates the command.

Example
Output 3C5, 31, 32, 34 to port FA.

\[._{OW} \, \text{FA, 3C5,} \]
\[._{31}, \]
\[._{32}, \]
\[._{34}<cr>\]
4-1. Introduction

The memory organization, initialized contents of the 8086 CPU registers, USART baud rate requirement, interrupt servicing, and instruction breakpoints are discussed in the following paragraphs.

4-2. Memory Organization

The RAM storage area from 0H to 17FH is reserved for the monitor stack, the monitor data area, and interrupt vectors. The monitor's constants and code reside in EPROM locations FE80H to FFFFFH. (EPROM locations FE00H to FE7FFH are not used.) The user may utilize RAM locations from 1COH to FDF00H as desired. During start-up, the monitor sets the user's stack pointer to 001C0H, pointing to the first available location in the user's RAM area above the initial user's stack, for which 64 bytes are reserved (locations 180H to 1BFH). This may not be enough for a user application, in which case the user's initialization code should change the stack pointer's value.

The monitor reserves locations 0H to 9FH for forty 4-byte interrupt vectors. Vectors 0 and 4 have dedicated hardware functions. Vectors 1, 2, and 3 are reserved by the monitor for single-step, non-maskable interrupt, and breakpoint. Vectors 5-31 are reserved for future use by Intel. Vectors 32-39 are used for the 8259A interrupt controller. Vectors 112 to 255 (locations 1C0H to 3FFH) above the monitor's data area is available to the user.

Whenever the monitor is reentered (single step, breakpoint, interrupt), it temporarily uses 13 words of the user's stack to save registers. This value must be taken into consideration when allocating memory for the stack. The registers are removed from the stack before the prompt is issued.

4-3. 8086 CPU Register Initialization

When power is initially applied to the iSBC 86/12, or when reset, the monitor initializes the user's 8086 register values as follows:

\[
\begin{align*}
CS &= 0000 \\
SS &= 0000 \\
DS &= 0000 \\
ES &= 0000 \\
IP &= 0000 \\
FL &= 0000 \\
SP &= 01C0H
\end{align*}
\]

4-4. USART Initialization

When power is initially applied to the iSBC 86/12, or when reset, the monitor automatically programs the 8251A USART for interface with the console device. The USART is configured to the following state:
a. Mode:
   1 stop bit at 150-9600 baud
   2 stop bits at 110 baud
   Parity disabled
   8 bit character length
   Baud rate factor of 16X

b. Command:
   Request-To-Send
   Error reset
   Receiver enabled
   Data-Terminal-Ready at 150-9600 baud
   Transmitter enabled

NOTE

Counter 2 of the 8253 Programmable Interval Timer is used to establish the baud rate. Care must be exercised by the user in modifying the USART mode and command since the monitor's device drivers depend on the configuration defined above for proper operation. Also, the mode of Counter 2 of the 8253 should not be modified.

4-5. Interrupt Servicing

When power is initially applied to the iSBC 86/12, or when reset, the monitor sets (1) the single-step interrupt vector, (2) the non-maskable interrupt vector, and (3) the one-byte trap instruction interrupt vector to monitor entry points.

The monitor also sets the 8259A Programmable Interrupt Controller to the fully nested mode with level 0 at the highest priority. All interrupts are unmasked. The 8259A is initialized to provide vectored interrupts through a table located in RAM at 80H. All entries are initialized to reenter the monitor though a special interrupt entry point. When an interrupt occurs, control is returned to a monitor routine that saves the user's registers. It then displays the interrupt level, the CS and IP register values (that were saved by the interrupt sequence of the hardware), and the instruction byte pointed to by the IP register. The monitor then acknowledges the interrupt and prompts the user for a command as follows:

```
G 3000<cr>
T=3 @1000:230F F5
```

The Go (G) command may be used to resume operation.

The user may also elect to field his own interrupts. In that case, for each interrupt two words of the table should be modified to contain the address of the user's interrupt handler. The IP value is stored at

```
(80H + 4*INTERRUPT#)
```

and the CS value is stored at

```
(82H + 4*INTERRUPT#)
```

Interrupts are disabled during user/monitor command interaction so that pending interrupts will not interfere with program checkout. The user program's interrupt state is restored on exiting the monitor via the Go (G) or Single Step (N) command.
4-6. Instruction Breakpoints

If the user codes an INT 3 instruction into his program, the monitor is reentered when that instruction is executed. The monitor saves all registers and then prints an "@", the contents of the CS and IP registers, and the instruction byte pointed to by the IP (which is the instruction after the INT 3). The monitor then prompts the user for a command. Program execution may be resumed with the Go (G) or Single Step (N) command.

Example

The user program contains an INT 3 instruction at location 3F02, relative to CS segment value 1200. Upon execution of the INT 3 the monitor displays the following:

@1200:3F03 F5

4-7. System I/O Routines

The diskette on which the loader resides also includes two libraries containing I/O routines for the console. The routines in both libraries have the same names and functions, but two libraries are necessary to support the two types of subroutine linkages provided by the 8086 architecture. The routines in SBCIOS.LIB are written to be called with intrasegment subroutine calls. A PL/M-86 module compiled with the "small" control generates this type of call. The routines in SBCIO.LIB are written to be called with intersegment subroutine calls. A PL/M-86 module compiled with either the "medium" or "large" control generates this type of call.

The routines in both libraries were written in PL/M-86. The modules in SBCIOS.LIB were compiled with the "small" control. The modules in SBCIO.LIB were compiled with the large control. The names assigned to the segments, classes, and groups are the standard names generated by the PL/M-86 compiler. (See ISIS-II 8086 Cross Development Utilities Operator's Manual, Order No. 9800639).

The console input and output routines provided in the library should be used for console I/O. The loader has some special requirements which are handled by the routines described in the following paragraphs.

4-8. Console Input (CI) Routine

This routine returns an 8-bit character received from the console device to the caller in the AL register. The AX, CX, and DX registers and the CPU condition codes are affected by this operation.

If a Control-S (13H) or Control-Q (11H) character is read, then the character is "thrown away" and another is read. This is necessary in order to operate properly with the feature provided in the CO routine.
Example 1

PL/M-86 CI Call Example

CI: PROCEDURE BYTE EXTERNAL;
END CI;

DECLARE CHAR BYTE;

CHAR = CI AND 7FH; /* INPUT CHARACTER AND STRIP PARITY BIT */

Example 2

ASM86 CI Intrasegment Call Example

ASSUME DS:DATA, SS:STACK, CS:CODE

DATA SEGMENT PUBLIC 'DATA'
CHAR DB 7
DATA ENDS

STACK SEGMENT STACK 'STACK'
DW 15 DUP ?
BASESTACK LABEL WORD
STACK ENDS

CODE SEGMENT PUBLIC 'CODE'
EXTERN CI:NEAR

INIT:
MOV AX,STACK ; INITIALIZE
MOV SS,AX ; SS
MOV SP,OFFSET BASESTACK ; INITIALIZE SP
MOV AX,DATA ; INITIALIZE
MOV DS,AX ; DS

CALL CI ; INPUT CHARACTER FROM CONSOLE
AND AL,7FH ; STRIP OFF PARITY BIT
MOV CHAR,AL ; SAVE CHARACTER

CODE ENDS
END INIT
Example 3

ASM86 CI Intersegment Call Example

EXTERN CI:FAR
ASSUME DS:MYDATA, SS:STACK, CS:MYCODE

MYDATA SEGMENT 'DATA'
CHAR DB ?
MYDATA ENDS

STACK SEGMENT STACK 'STACK'
DW 16 DUP ?
BASESTACK LABEL WORD
STACK ENDS

MYCODE SEGMENT 'CODE'
INIT:
  MOV AX,STACK ; INITIALIZE
  MOV SS,AX ; SS
  MOV SP,OFFSET BASESTACK ; INITIALIZE SP
  MOV AX,MYDATA ; INITIALIZE
  MOV DS,AX ; DS
  -
  CALL CI ; INPUT CHARACTER FROM CONSOLE
  AND AL,7FH ; STRIP OFF PARITY BIT
  MOV CHAR,AL ; SAVE CHARACTER
  -

MYCODE ENDS
END INIT
4-9. Console Output (CO) Routine

This routine transmits an 8-bit character, passed from the caller on the stack in the low-order byte, to the console device. The AX, CX, and DX registers and the CPU conditions codes are affected by this operation.

Before the character is output, the routine checks to see if a Control-S has been input. If so, it waits until a Control-Q is input before outputting the character. Thus, if a Control-S is entered at the console when output is pending, the output is temporarily stopped. Entering a Control-Q will resume output.

Example 1

PL/M-86 CO Call Example

CO: PROCEDURE(X) EXTERNAL;
   DECLARE X BYTE;
   END CO;

DECLARE CHAR BYTE;
   
CALL 'CO(CHAR); /* OUTPUT CHARACTER */
   
Example 2

ASM86 CO Intrasegment Call Example

ASSUME DS:DATA, SS:STACK, CS:CODE

DATA SEGMENT PUBLIC 'DATA'
CHAR DB 7
DATA ENDS
STACK SEGMENT STACK 'STACK'
DW 15 DUP ?
BASESTACK LABEL WORD
STACK ENDS
CODE SEGMENT PUBLIC 'CODE'
EXTERN CO:NEAR

  INIT:
    MOV AX,STACK ; INITIALIZE
    MOV SS,AX ; SS
    MOV SP,OFFSET BASESTACK ; INITIALIZE SP
    MOV AX,DATA ; INITIALIZE
    MOV DS,AX ; DS
    
    MOV AL,CHAR ; LOAD CHARACTER INTO AL
    PUSH AX ; PUSH CHARACTER ONTO STACK
    CALL CO ; OUTPUT CHARACTER TO CONSOLE
    
CODE ENDS
END INIT
Example 3

ASM86 CO Intersegment Call Example

EXTRN CO:FAR
ASSUME DS:MYDATA,SS:STACK,CS:MYCODE

MYDATA SEGMENT 'DATA'
CHAR DB ?
MYDATA ENDS

STACK SEGMENT STACK 'STACK'
DW 16 DUP ?
BASESTACK LABEL WORD
STACK ENDS

MYCODE SEGMENT 'CODE'
INIT:
MOV AX,STACK ; INITIALIZE
MOV SS,AX ; SS
MOV SP,OFFSET BASESTACK ; INITIALIZE SP
MOV AX,MYDATA ; INITIALIZE
MOV DS,AX ; DS
.
.
MOV AL,CHAR ; LOAD CHARACTER INTO AL
PUSH AX ; PUSH CHARACTER ONTO STACK
CALL CO ; OUTFUT CHARACTER TO CONSOLE
.
.
MYCODE ENDS
END INIT
ISIS-II FL/M-86 V1.0 COMPILATION OF MODULE MONITOR
OBJECT MODULE PLACED IN :F1:SBCMON.OBJ
COMPILER INVOKED BY:  :F2:PLM86 :F1:SBCMON.FLM LARGE OPTIMIZE(2) PRINT(:F3:SBCMON.LST) &
PAGEMIN(95)

$TITLE('ISBC 86/12 MONITOR')
$NOMINTVECTOR

/*
 * ISBC 86/12 MONITOR, V1.2
 18 JULY 1978

(C) 1978 INTEL CORPORATION. ALL RIGHTS RESERVED. NO PART
OF THIS PROGRAM OR PUBLICATION MAY BE REPRODUCED, TRANSMITTED,
TRANSCRIBED, STORED IN A RETRIEVAL SYSTEM, OR TRANSLATED INTO ANY
LANGUAGE, IN ANY FORM OR BY ANY MEANS, ELECTRONIC, MECHANICAL,
MAGNETIC, OPTICAL, CHEMICAL, MANUAL OR OTHERWISE, WITHOUT THE PRIOR
WRITTEN PERMISSION OF INTEL CORPORATION, 3065 BOWERS AVENUE, SANTA
CLAIRA, CALIFORNIA, 95051.

*******************************************************************************

ABSTRACT
=======
THIS PROGRAM IS THE ROM BASED MONITOR FOR THE ISBC 86/12. IT PROVIDES
THE USER WITH A MODERATE LEVEL OF CAPABILITY TO EXAMINE/MODIFY
MEMORY AND REGISTERS, CONTROL PROGRAM EXECUTION, AND LOAD/SAVE
PROGRAMS.

ENVIRONMENT
============
THE SRC MONITOR COMMUNICATES WITH THE USER VIA AN INTERACTIVE
TERMINAL (TTY,CRT) ATTACHED TO THE SERIAL PORT.

PROGRAM ORGANIZATION
====================
THE PROGRAM IS DIVIDED INTO 1 DATA AND 2 CODE MODULES:
1. DATA DECLARATION MODULE.  GLOBAL DATA DECLARATIONS.
2. COMMON ROUTINES.  LOWER LEVEL PROCEDURES
3. COMMAND MODULE.  INDIVIDUAL COMMANDS AND OUTER BLOCK

CALLING GRAPH
等于

>>COMMAND DISPATCH MODULE (OUTER BLOCK)
  INDIVIDUAL COMMAND PROCEDURES
  COMMON ROUTINES

GLOBAL DATA STRUCTURES
======================
THE MONITOR MAINTAINS THE USER'S MACHINE STATE (REGISTERS) IN A
WORD ARRAY. THE REGISTERS ARE SAVED FROM THE USER'S STACK
AS PULLED BY PLM86 INTERRUPT PROCEDURE.
POINTERs TO THE 2**20 ADDRESS SPACE ARE IMPLEMENTED WITH
POINTER STRUCTURES ALLOCATED AS 2 WORD STRUCTURES.

* /

1

MONITOR:DO; /* BEGINNING OF MODULE */

* /

********************************************************************

ABSTRACT
==========
THIS MODULE CONTAINS ALL THE GLOBAL DATA DECLARATIONS AND
LITERALS (EQUATES).

MODULE ORGANIZATION
====================
THE MODULE IS DIVIDED INTO 5 SECTIONS:
1. UTILITY SECTION  GLOBAL FLAGS, VARIABLES, EQUATES
2. I/O SECTION      I/O PORTS, MASKS, AND SPECIAL CHARs
3. MEMORY ARGUMENTS SECTIONS  STRUCTURES FOR POINTERS
4. REGISTER SECTION  USER REGISTER SAVE AREA

* /

**************************************************************************

# UTILITY SECTION

**************************************************************************

DECLARE INT$VECTOR(W0) POINTER; /* INTERRUPT VECTORS */
DECLARE MONITOR$STACKPTR WORD,
MONITOR$STACKBASE WORD;
DECLARE INT3$PTR POINTER; /* INTERRUPT 3 ENTRY ADDRESS */
DECLARE COPYRIGHT(*) BYTE DATA ('(C) 1978 INTEL CORP.');
DECLARE

BRK1$FLAG BYTE, /* TRUE IF BREAK SET */
BRK1$SAVE BYTE, /* INST BREAK SAVE */
BRK2$FLAG BYTE, /* TRUE IF BREAK 2 SET */
BRK2$SAVE BYTE, /* INST BREAK 2 SAVE */
CHAR BYTE, /* ONE CHAR LOOK AHEAD */
CHECK$SUM BYTE, /* PAPER TAPE CHECKSUM */
J BYTE, /* INDEX */
JJ BYTE, /* INDEX */
JJJ WORD, /* INDEX */
JJJ WORD, /* INDEX */
END$OFF WORD, /* END OFFSET ADDRESS */
WORD$MODE BYTE, /* WORD MODE FLAG */
LAST$COMMAND BYTE, /* LAST COMMAND SAVE */
MODE BYTE, /* R, W, L & T MODE */
SAVE$MODE BYTE, /* SAVE MODE */
SWITCH$BAUD BYTE, /* BAUD RATE SWITCH FLAG */
MODE$0006 BYTE, /* 8066 FILE FORMAT */
DECLARE
    TRUE LITERALLY 'OFFH', */ BAUD RATE FACTOR */
    FALSE LITERALLY '00H',
    BREAK$INST LITERALLY '0CH', /* BREAKPOINT INST */
    STEP$TRAP LITERALLY '0100H', /* SS TRAP FLAG MASK */
    USER$INIT$SP LITERALLY '10H', /* USER STACK INITIAL */
    GO$COMMAND LITERALLY '2', /* GO COMMAND CODE */
    S8$COMMAND LITERALLY '3', /* SINGLE STEP CODE */
    STANDARD$LEN LITERALLY '16', /* PAPER TAPE DATA REC LEN */
    MAX$DELAY LITERALLY '60000', /* DELAY FOR READ CHAR */
    TAPE LITERALLY '1H', /* TAPE MODE */
    SERIAL LITERALLY '2H', /* SERIAL MODE */
    PARALLEL LITERALLY '4H', /* PARALLEL MODE */
    ASCR LITERALLY '0DH', /* CARRIAGE RETURN */
    ASL LITERALLY '0AH', /* LINE FEED */
    ASE LITERALLY '2OH' /* BLANK OR SPACE */

DECLARE
    SIO$BREAK1$MSG(*) BYTE DATA ('BR1 ',0),
    SIO$BREAK2$MSG(*) BYTE DATA ('BR2 ',0),
    SIO$SIGNON(*) BYTE DATA (ODH,OAH,'ISBC 86/12 MONITOR, v1.2',0),
    ASCII(*) BYTE DATA ('0123456789ABCDEF' ),
    SIO$CMND(*) BYTE DATA ('SGNMDCHIOPWLT' ),
    BR$CHAR(*) BYTE DATA (55H,66H,78H);

****I/O DECLARATIONS SECTION****

DECLARE
    SIO$STAT$PORT LITERALLY '0DAH', /* B251A UART */
    SIO$DATA$PORT LITERALLY '0D8H', /* STATUS PORT */
    SIO$RESET LITERALLY '40H', /*DATA PORT */
    SIO$CR$TMODE LITERALLY '4EH', /*RESET UART */
    SIO$CTM$MODE LITERALLY '0CFH', /* CNT MODE */
    SIO$TR$TMODE LITERALLY '27H', /* CNT MODE */
    SIO$R$TMODE LITERALLY '37H', /* RTS, RXE, DTR, TXE */
    SIO$TTM$CMD LITERALLY '35H', /* RTS, RXE, TXE */
    SIO$TRM$OFF LITERALLY '25H', /* RTS, RXE, TXE */
    SIO$RXRD LITERALLY '02H', /* RECEIVER READY */
    SIO$TXE LITERALLY '09H', /* TRANSMITTER EMPTY */
    SIO$RXDY LITERALLY '10H', /* TRANSMITTER READY */
    PARITY$MASK LITERALLY '7FH', /* MASK OFF PARITY BIT */

DECLARE
    IT4$CONTROL$PORT LITERALLY '0D6H', /* B253 INTERVAL TIMER */
    IT4$CTR2$PORT LITERALLY '0D4H', /* CONTROL PORT */
    IT4$CM2 LITERALLY '0B6H', /* COUNTER 2 PORT */
    B9600 LITERALLY '0008H', /* COUNTER 2, MODE 3 */
    B1200 LITERALLY '0040H', /* TIMER VALUE FOR 9600 BAUD */
    B600 LITERALLY '0060H', /* TIMER VALUE FOR 1200 BAUD */
    B110 LITERALLY '00AFH', /* TIMER VALUE FOR 110 BAUD */
    IC$PORTA LITERALLY '0C0H', /* 8259A INTERRUPT CONTROLLER */
    IC$PORTB LITERALLY '0C2H', /* PORT A */
    IC$PORTC LITERALLY '0C4H', /* PORT B */
DECLARE
IC$ICW1 LITERALLY '17H', /* INIT COMMAND WORD 1 */
IC$ICW2 LITERALLY '20H', /* INIT COMMAND WORD 2 */
IC$ICW4 LITERALLY '1DH', /* INIT COMMAND WORD 4 */
IC$MASK LITERALLY '00H', /* INTERRUPT MASK */
IC$ICW3 LITERALLY '0BH', /* READ INTERRUPT LEVEL */
IC$EO1 LITERALLY '20H', /* END OF INTERRUPT CMD */
/

DECLARE
PI$PORTA LITERALLY '0C6H', /* PORT A (OUTPUT) */
PI$PORTB LITERALLY '0CAH', /* PORT B (INPUT) */
PI$PORTC$STAT LITERALLY '0CCH', /* PORT C STATUS */
PI$PORTC$CTL LITERALLY '0CEH', /* PORT C CONTROL */
PI$M2M1 LITERALLY '0C6H', /* A-MODE 1, B-MODE 2 */
PI$UBF LITERALLY '080H', /* OUTPUT BUFFER READY */
PI$IBF LITERALLY '02H', /* INPUT BUFFER READY */
/

DECLAR:
MEMORY$ARG1$PTER POINTER, /* ARGUMENT 1 */
ARG1 STRUCTURE (OFF WORD, SEG WORD)
AT (#MEMORY$ARG1$PTER),
MEMORY$ARG1 BASED MEMOR\Y$ARG1$PTER BYTE,
MEMORY$WORD$ARG1 BASED MEMORY$ARG1$PTER WORD,
MEMORY$ARG2$PTER POINTER, /* ARGUMENT 2 */
ARG2 STRUCTURE (OFF WORD, SEG WORD)
AT (#MEMORY$ARG2$PTER),
MEMORY$ARG2 BASED MEMOR\Y$ARG2$PTER BYTE,
MEMORY$ARG3$PTER POINTER, /* ARGUMENT 3 */
ARG3 STRUCTURE (OFF WORD, SEG WORD)
AT (#MEMORY$ARG3$PTER),
MEMORY$ARG3 BASED MEMOR\Y$ARG3$PTER BYTE,
MEMORY$BRK1$PTER POINTER, /* BREAKPOINT 1 */
BRK1 STRUCTURE (OFF WORD, SEG WORD)
AT (#MEMORY$BRK1$PTER),
MEMORY$BRK1 BASED MEMOR\Y$BRK1$PTER BYTE,
MEMORY$BRK2$PTER POINTER, /* BREAKPOINT 2 */
BRK2 STRUCTURE (OFF WORD, SEG WORD)
AT (#MEMORY$BRK2$PTER),
MEMORY$BRK2 BASED MEMOR\Y$BRK2$PTER BYTE,
MEMORY$CSP$PTER POINTER, /* CS & IP WORD */
CSP STRUCTURE (OFF WORD, SEG WORD)
AT (#MEMORY$CSP$PTER),
MEMORY$CSP BASED MEMOR\Y$CSP$PTER BYTE,
MEMORY$USERSTACK$PTER POINTER,
USERSTACK STRUCTURE (OFF WORD, SEG WORD)
AT (#MEMORY$USERSTACK$PTER),
MEMORY$USERSTACK BASED MEMORY$USERSTACK$PTER WORD;
DECLARE

REG(*), BYTES DATA
('AXBCDXYXSPBPSSISIDICSIDSSIP',)
REG$INDEX, WORD,
REG$SAV(14), WORD, /* USER'S SAVED REGS */
REG$ORD(*), BYTE DATA
(7,6,1,3,2,0,9,11,12,8,13),
SP, LITERALLY 'REG$SAV( 4)',
BP, LITERALLY 'REG$SAV( 5)',
CS, LITERALLY 'REG$SAV( 6)',
DS, LITERALLY 'REG$SAV( 9)',
SS, LITERALLY 'REG$SAV(10)',
ES, LITERALLY 'REG$SAV(11)',
EP, LITERALLY 'REG$SAV(12)',
FL, LITERALLY 'REG$SAV(13)',

*****************************************************************************

ABSTRACT

THIS MODULE CONTAINS THOSE LOWER LEVEL PROCEDURES CALLED BY HIGHER
LEVEL ROUTINES.

MODULE ORGANIZATION

THIS MODULE IS DIVIDED INTO 4 SECTIONS AS FOLLOWS:

1. BASIC I/O SECTION
   SIO$CHAR$RDY  INPUT CHARACTER READY
   SIO$CHECK&CTRL&CHAR  CHECK FOR CONTROL CHARACTER
   SIO$OUT$CHAR  OUTPUT CHARACTER
   SIO$GET$CHAR  INPUT A CHARACTER
   SIO$OUT$BYTE  OUTPUT A BYTE IN HEX
   SIO$OUT$BYTE&PTR  OUTPUT BYTE AT POINTER
   SIO$OUT$WORD  OUTPUT A WORD IN HEX
   SIO$OUT$BLANK  OUTPUT A SINGLE BLANK
   SIO$OUT$STRING  OUTPUT A STRING
   SIO$OUT$HEADER  OUTPUT A HEX FILE HEADER

2. UTILITY ROUTINES SECTION
   SIO$VALID$HEX  TEST FOR VALID HEX CHAR
   SIO$HEX  CONVERT TO HEX FROM ASCII
   SIO$VALID$REG$FIRST  TEST FOR VALID REGISTER FIRST CHAR
   SIO$VALID$REG  TEST FOR VALID REGISTER NAME
   SIO$CRLF  OUTPUTS A CR AND LF
   SIO$TEST$WORD$MODE  TEST FOR A 'W' IN COMMAND
   SIO$SCAN$BLANK  SCANS FOR OPTIONAL BLANK
   SIO$SECOND$DELAY  DELAY ONE SECOND
   SIO$MS$DELAY  DELAY N MS

3. ARGUMENT EXPRESSION EVALUATION SECTION
**PL/M-86 Compiler ISBC 66/12 Monitor**

`SIO$GET$WORD`  GET AN WORD EXPRESSION  
`SIO$GET$ADDR`  GET AN ADDRESS EXPRESSION  
`SIO$UPDATE$IP`  OPTIONAL UPDATE OF CS:IP  

4. **DEVICE INITIALIZATION SECTION**  
   `SIO$RESET$USART`  RESET 8251A  
   `SIO$INIT$MODE`  INITIALIZE FOR LOAD/TRANSFER  

5. **PAPER TAPE, SERIAL, PARALLEL READ SECTION**  
   `SIO$READ$CHAR`  READ CHAR FROM TTY READER  
   `SIO$READ$BYTE`  READ A BYTE  
   `SIO$READ$WORD`  READ A WORD  
   `SIO$WRITE$HEX$FILE`  OUTPUT HEX FILE  
   `SIO$READ$HEX$FILE`  INPUT HEX FILE  

6. **INTERRUPT AND RESTORE/EXECUTE ROUTINES**  
   `SAVE$REGISTERS`  SAVES USER REGISTERS  
   `RESTORE$EXECUTE`  RESTORE MACHINE STATE AND EXEC  
   `INTERRUPT$ENTRY`  INTERRUPT ROUTINE FOR SINGLE STEP  
   `INTERRUPT$ENTRY`  INTERRUPT ROUTINE FOR GO  
   `INTERRUPT$ENTRY`  INTERRUPT ROUTINE FOR 8259A  
   `INIT$INT$VECTOR`  INITIALIZES INTERRUPT VECTORS  

`*/`

`/**************************************************************************
  * BASIC I/O SECTION     *
  **************************************************************************/

15   1  `SIO$CHAR$RDY;`  
     `/* TESTS FOR INPUT CHARACTER PENDING BY READING THE STATUS PORT
          AND MASKING WITH SIO$RXRDY(READ DATA READY). RETURNS TRUE IF
          NOT EMPTY(CHAR PENDING) AND FALSE IF NO CHAR PENDING */`  
     `PROCEDURE BYTE;`  
     `IF (INPUT(SIO$STAT$PORT) AND SIO$RXRDY)=0 THEN RETURN FALSE;`  
     `RETURN TRUE;`  
     `END;`  

20   1  `SIO$CHECK$CONTROL$CHAR;`  
     `/* THIS ROUTINE CHECKS IF A CONTROL CHARACTER HAS BEEN INPUT TO
          THE SERIAL PORT. AFTER A CONTROL-S IT WAITS FOR A CONTROL-Q BEFORE
          RETURNING TO THE CALLER. A CONTROL-C CAUSES A JUMP TO THE ERROR
          ROUTINE. */`  
     `PROCEDURE;`  
     `CHAR = INPUT(SIO$DATA$PORT) AND 07FH;`  
     `IF CHAR=13H THEN /* CONTROL-S */`  
     `DO WHILE CHAR<11H; /* CONTROL-Q */`  
     `IF SIO$CHAR$RDY THEN`  
     `DO;`  
     `CHAR = INPUT(SIO$DATA$PORT) AND 07FH;`  
     `IF CHAR=03H THEN GOTO ERROR;`  
     `END;`  
     `ELSE IF CHAR = 03H THEN GOTO ERROR;`  
     `END SIO$CHECK$CONTROL$CHAR;`  

34   1  `SIO$EVERY$CHAR;`  
     `/* THIS ROUTINE OUTPUTS THE INPUT PARAMETER TO THE USART OUTPUT
          PORT WHEN USART IS READY FOR OUTPUT (XMIT BUFFER EMPTY). */`  
     `PROCEDURE(C);`  
     `DECLARE C BYTE;`
IF (MODE AND SERIAL) <> 0 THEN
CH DO;
LOOP: IF SIO$CHAR$RDY THEN CALL SIO$CHECK$CONTROL$CHAR;
IF (INPUT(SIO$STAT$PORT) AND SIO$TXRDY) = 0 THEN GOTO LOOP;
OUTPUT(SIO$DATA$PORT) = C;
END;
ELSE
DO;
LOOP1: IF SIO$CHAR$RDY THEN CALL SIO$CHECK$CONTROL$CHAR;
IF (INPUT(FI$PORTC$STAT) AND PI$OBF) = 0 THEN GOTO LOOP1;
OUTPUT(FI$PORTA) = C;
END;
RETURN;
END;

SIO$GET$CHAR:
/* THIS ROUTINE inputs a character from the input port and returns
with it in the global "char". The character is echoed to the
output port if printable. */
PROCEDURE;
DO WHILE (INPUT(SIO$STAT$PORT) AND SIO$RXRDY) = 0; END;
CHAR = INPUT(SIO$DATA$PORT) AND OFH;
IF CHAR > ’$‘ THEN CALL SIO$OUT$CHAR(CHAR);
END;

SIO$OUT$BYTE:
/* THIS ROUTINE outputs the single input parameter to the USART
in ASCII hexadecimal format. */
PROCEDURE(B);
DECLARE B BYTE;
CALL SIO$OUT$CHAR(ASCII(SHR(B,4) AND OFH));
CALL SIO$OUT$CHAR(ASCII(B AND OFH));
CHECK$SUM = CHECK$SUM - B;
END;

SIO$OUT$BYTE$PTR:
/* THIS ROUTINE outputs the byte based on the input parameter to the USART
in ASCII hexadecimal format. */
PROCEDURE (B$PTR);
DECLARE B$PTR POINTER, B BASED B$PTR BYTE, X BYTE;
X = B;
CALL SIO$OUT$BYTE(X);
END SIO$OUT$BYTE$PTR;

SIO$OUT$WORD:
/* THIS ROUTINE outputs the input parameter as 4 ASCII hexadecimal
characters to the USART output port. */
PROCEDURE(W);
DECLARE W WORD;
CALL SIO$OUT$BYTE(HIGH(W));
CALL SIO$OUT$BYTE(LOW(W));
END;

SIO$OUT$BLANK:
/* THIS ROUTINE outputs one blank. */
PROCEDURE;
CALL SIO$OUT$CHAR(ASBL);
78 2 END;
79 1 SIO$OUT$STRING:
  /* OUTPUTS A STRING POINTED TO BY THE FIRST PARM. */
  PROCEDURE(PTR);
80 2 DECLARE PTR POINTER, STR BASED PTR (1) BYTE;
81 2 I = 0;
82 2 DO WHILE STR(I)<0;
83 2 CALL SIO$OUT$CHAR(STR(I));
84 3 I = I + 1;
85 3 END;
86 2 END;
87 1 SIO$OUT$HEADER:
  /* THIS ROUTINE OUTPUTS THE HEX FILE HEADER CONSISTING OF ':'
   FOLLOWED BY THE RECORD LENGTH, LOAD ADDRESS, AND THE RECORD TYPE.
   IT INITIALIZES THE CHECKSUM TO ZERO. */
  PROCEDURE(LENGTH,LOAD#ADDR,REC$TYPE);
88 2 DECLARE (LENGTH,REC$TYPE) BYTE, LOAD#ADDR WORD;
89 2 CALL SIO$OUT$CHAR(':');
90 2 CHECK$SUM = 0;
91 2 CALL SIO$OUT$BYTE(LENGTH);
92 2 CALL SIO$OUT$WORD(LOAD#ADDR);
93 2 CALL SIO$OUT$BYTE(REC$TYPE);
94 2 END;
95 1 SIO$VALID$HEX:
  /* THIS ROUTINE TESTS IF THE INPUT PARM IS A VALID ASCII HEX DIGIT
   AND RETURNS TRUE AS THE VALUE OF THE PROCEDURE IF SO AND FALSE
   IF NOT. */
  PROCEDURE (H) BYTE;
96 2 DECLARE H BYTE;
97 2 DO I=0 TO LAST(ASCII);
98 3 IF H=ASCII(I) THEN RETURN TRUE;
100 3 END;
101 2 RETURN FALSE;
102 2 END;
103 1 SIO$HEX:
  /* THIS ROUTINE CONVERTS THE INPUT PARM FROM ASCII TO ITS BINARY
   EQUIVALENT AND RETURNS IT AS THE VALUE OF THE PROCEDURE. NO CHECK
   IS MADE FOR INPUT VALIDITY. */
  PROCEDURE(C) WORD;
104 2 DECLARE C BYTE;
105 2 IF C<9 THEN RETURN DOUBLE(C-30H);
107 2 ELSE RETURN DOUBLE(C-37H);
108 2 END;
109 1 SIO$VALID$REG$FIRST:
  /* THIS ROUTINE CHECKS IF 'CHAR' IS A VALID FIRST LETTER OF A REGISTER
   NAME AND RETURNS TRUE AS THE VALUE OF THE PROCEDURE IF SO. */
  PROCEDURE BYTE;
DO I=0 TO 26 BY 2;
    IF CHAR=REG(I) THEN RETURN TRUE;
END;
RETURN FALSE;
END;

SIO$VALID$REG:
/* THIS ROUTINE CHECKS IF THE TWO INPUT PARMs TAKEN TOGETHER FORM
A VALID REGISTER NAME. IT SEARCHES THE REGISTER TABLE AND IF A
MATCH IS FOUND, THE GLOBAL 'REG$INDEX' IS SET TO THE INDEX OF THE
VALID REGISTER AND THE PROCEDURE RETURNS TRUE. IF NO MATCH THE
PROCEDURE RETURNS FALSE AND REG$INDEX IS UNDEFINED. */
PROCEDURE (C1,C2) BYTE;
    DECLARE (C1,C2) BYTE;
    DO REG$INDEX=0 TO 13;
        IF C1=REG(REG$INDEX*2) AND C2=REG(REG$INDEX*2+1) THEN
            RETURN TRUE;
        END;
    END;
    RETURN FALSE;
END;

SIO$CRlf:
/* THIS ROUTINE OUTPUTS A CR AND LF TO THE OUTPUT PORT. */
PROCEDURE;
    CALL SIO$OUT$CHAR(ASCR);
    CALL SIO$OUT$CHAR(ASLF);
END;

SIO$TEST$WORD$MODE:
/* THIS PROCEDURE TESTS FOR A 'W' FOLLOWING THE COMMAND AND IF SO
SETS THE FLAG 'WORD$MODE TO TRUE OR FALSE OTHERWISE. SCANS OFF
OPTIONAL BLANK FOLLOWING COMMAND. */
PROCEDURE;
    WORD$MODE = FALSE;
    CALL SIO$GET$CHAR;
    IF CHAR='W' THEN
        DO;
            WORD$MODE = TRUE;
        END;
    END;
    IF CHAR=ASBL THEN
        CALL SIO$GET$CHAR;
    END;
END;

SIO$SCAN$BLANK:
/* THIS ROUTINE IS CALLED AFTER A COMMAND LETTER TO SCAN OFF THE
OPTIONAL BLANK. */
PROCEDURE;
    CALL SIO$GET$CHAR;
    IF CHAR=ASBL THEN
        CALL SIO$GET$CHAR;
    END;

SIO$SECOND$DELAY:
/* THIS ROUTINE CAUSES A DELAY OF APPROXIMATELY 1 SECOND. */
PROCEDURE;
DECLARE I WORD;
DO I = 1 TO O00OH; END;
END SIO$SECOND$DELAY;

SIO$MS$DELAY:
/* THIS ROUTINE CAUSES A DELAY OF 1 OR MORE MILLISECONDS; THE NUMBER
IS PASSED BY THE CALLER. THE DELAY IS APPROXIMATE. */
PROCEDURE (N);
DECLARE (W,I,J) BYTE;
DO I = 1 TO N;
DO J = 1 TO 55; END;
END;
END SIO$MS$DELAY;

*******************************************************************************/
* ARGUMENT EXPRESSION EVALUATOR SECTION *
*******************************************************************************/

SIO$GET$WORD:
/* THIS ROUTINE READS CHARs FROM THE INPUT PORT AND EVALUATES
AN EXPRESSION CONSISTING OF '+' AND OPERANDs OF HEX CHARACTERS
AND REGISTER NAMES. */
PROCEDURE WORD;
DECLARE (SAVE,W) WORD, (OPER,T) BYTE;
OPER = '+';
W = 0;
DO WHILE TRUE;
T = CHAR;
SAVE = 0;
IF SIO$VALID$REG$FIRST THEN
DO;
CALL SIO$GET$CHAR;
IF SIO$VALID$REG(T,CHAR) THEN
DO;
SAVE = REG$SAV(REG$INDEX);
CALL SIO$GET$CHAR;
END;
GOTO EVAL;
ELSE
SAVE = SIO$HEX(T);
END;
END;
IF NOT(SIO$VALID$HEX(T)) THEN GOTO ERROR;
DO WHILE SIO$VALID$HEX(CHAR);
SAVE = SHL(SAVE,4) + SIO$HEX(CHAR);
CALL SIO$GET$CHAR;
END;
EVAL:
IF OPER='+' THEN
W = W + SAVE;
ELSE
W = W - SAVE;
IF CHAR=ASC$ OR CHAR=':' OR CHAR='.' THEN
RETURN W;
IF CHAR='+' OR CHAR='-' THEN
OPER = CHAR;
ELSE
187 3 GOTO ERROR;
188 3 CALL SIO$GET$CHAR;
189 3 END;
190 2 END;

191 1 SIO$GET$ADDR:
/* THIS ROUTINE ACCEPTS A VALID ADDRESS EXPRESSION CONSISTING
OF AN OPTIONAL <SEG>: AND AN DISPLACEMENT. */
PROCEDURE(PTR,DEFAULT$BASE);
DECLARE PTR POINTER, DEFAULT$BASE WORD,
ARG BASED PTR STRUCTURE (OFF WORD, SEG WORD);
192 2 ARG$SEG = DEFAULT$BASE;
193 2 ARG$OFF = SIO$GET$WORD;
194 2 IF CHAR$"":" THEN
195 2 DO;
196 2 CALL SIO$GET$CHAR;
197 2 ARG$SEG = ARG$OFF;
198 2 ARG$OFF = SIO$GET$WORD;
199 2 IF CHAR$":" THEN GOTO ERROR;
200 2 END;
201 2 END;
202 2

203 2 SIO$UPDATE$IP:
/* THIS PROCEDURE IS CALLED BY SINGLE STEP AND GO TO OUTPUT THE CURRENT
IP AND INSTRUCTION BYTE AND OPEN THE IP FOR INPUT. */
PROCEDURE;
204 2 CALL SIO$OUT$BLANK;
205 2 CALL SIO$OUT$WORD(IP);
206 2 CSIP$SEGE = CS;
207 2 CSIP$OFF = IP;
208 2 CALL SIO$OUT$CHAR("-");
209 2 CALL SIO$OUT$BLANK;
210 2 CALL SIO$OUT$BYTE$PTR(MEMORY$CSIP$PTR);
211 2 CALL SIO$OUT$BLANK;
212 2 CALL SIO$GET$CHAR;
213 2 CALL SIO$GET$CHAR;
214 2 IF CHAR$""", AND CHAR$""ASC" THEN CALL SIO$GET$ADDR(#CSIP,CS);
215 2 END;
216 2

/ ********************************************
* DEVICE INITIALIZATION SECTION *
*********************************************/

217 1 SIO$RESET$USART:
/* THIS PROCEDURE RESETS THE 8251A USART */
PROCEDURE;
218 2 OUTPUT(SIO$STAT$PORT) = OH;
219 2 CHAR = 0; /* DELAY */
220 2 OUTPUT(SIO$STAT$PORT) = OH;
221 2 CHAR = 0; /* DELAY */
222 2 OUTPUT(SIO$STAT$PORT) = OH;
223 2 CHAR = 0; /* DELAY */
224 2 OUTPUT(SIO$STAT$PORT) = SIO$RESET;
225 2 END SIO$RESET$USART;
226 1 SIO$INIT$MODE:
    /* INITIALIZES THE INTERFACE FOR THE LOAD AND TRANSFER COMMANDS */
    PROCEDURE;
    MODE = SAVE$MODE;
227 2 IF MODE = PARALLEL THEN OUTPUT(P1$PORTC$CTL) = P1$M2M1;
    ELSE
228 3 DO;
    230 2 IF (MODE AND TAPE) = 0 THEN
231 3 IF BRF = B600 THEN
    233 3 DO;
        /* MUST BE ON-LINE TO INTELLECS SERIES II WITH
            INTEGRATED CRT.  JACK-UP BAUD RATE.  */
    234 4 CALL SIO$MS$DELAY(200);
    235 4 CALL SIO$RESET$USART;
    236 4 OUTPUT(SIO$STAT$PORT) = SIO$CRT$MODE;
    237 4 OUTPUT(IT$CONTROL$PORT) = IT$C2M3;
    238 4 OUTPUT(SIO$STAT$PORT) = SIO$CRT$CMD;
    239 4 OUTPUT(IT$CTR2$PORT) = LOW(B9600);
    240 4 OUTPUT(IT$CTR2$PORT) = HIGH(B9600);
    241 4 SWITCH$BAUD = TRUE;
    242 4 END;
    243 3 END;
244 2 END SIO$INIT$MODE;

/*************************************************************************
 */ PAPER TAPE, SERIAL, PARALLEL READ SECTION */
**************************************************************************/

245 1 SIO$READ$CHAR:
    /* THIS PROCEDURE READS A BYTE FROM THE TTY PAPER TAPE READER,
    THE SERIAL INTERFACE TO AN INTELLECS, OR THE PARALLEL
    INTERFACE TO AN INTELLECS, DEPENDING UPON THE SETTING OF
    MODE. */
    PROCEDURE BYTE;
    DECLARE II WORD;
    246 2 IF (MODE AND TAPE) <> 0 THEN
    247 2 DO;
    248 3 DO WHILE (INPUT(SIO$STAT$PORT) AND SIO$TRE) = 0; END;
    251 3 OUTPUT(SIO$STAT$PORT) = SIO$DTR$ON;
        /* DTR ON */
    252 3 CALL SIO$MS$DELAY(40);
    253 3 OUTPUT(SIO$STAT$PORT) = SIO$DTR$OFF;
    254 3 DO II = 1 TO MAX$DELAY;
    255 4 IF (INPUT(SIO$STAT$PORT) AND SIO$RXRDY) <> 0 THEN GOTO READY2;
    257 4 END;
    258 3 GOTO ERROR;
    259 3 READY2:
    260 3 DO WHILE (INPUT(SIO$STAT$PORT) AND SIO$RXRDY)=0; END;
    261 3 CHAR = INPUT(SIO$DATA$PORT) AND TPH;
    262 3 END;
    263 2 ELSE IF (MODE AND SERIAL) <> 0 THEN
    264 2 DO;
    265 3 DO II = 1 TO MAX$DELAY;
    266 4 IF SIO$CHAR$RDY THEN GOTO READY;
    268 4 END;
    269 3 GOTO ERROR;
    270 3 READY: CALL SIO$CHECK$CONTROL$CHAR;
IF CHAR = '11H THEN GOTO LOOP; /* GET ANOTHER IF CTRL-Q */
END;
ELSE
DO;
DO II = 1 TO MAX$DELAY;
IF SIOM$CHAR$RDY THEN CALL SIOM$CHECK$CONTROL$CHAR;
IF (INPUT(PI$PORTC$STAT) AND PI$IBF) <> 0 THEN GOTO READY1;
END;
READY1: GOTO ERROR;
CHAR = NOT INPUT(PI$PORTB);
END;
RETURN CHAR;
END SIOM$READ$CHAR;

SIOM$READ$BYTE:
/* THIS ROUTINE READS TWO HEX BYTES AND RETURNS THEIR BINARY
BYTE VALUE. */
PROCEDURE BYTE;
DECLARE T BYTE;
T = LOW(SIOM$HEX(SIOM$READ$CHAR));
T = SHL(T,4) + LOW(SIOM$HEX(SIOM$READ$CHAR));
CHECK$SUM = CHECK$SUM + T;
RETURN T;
END;

SIOM$READ$WORD:
/* THIS ROUTINE READS FOUR HEX BYTES AND RETURNS THEIR BINARY
WORD VALUE. */
PROCEDURE WORD;
DECLARE T BYTE;
T = SIOM$READ$BYTE;
RETURN SHL(DOUBLE(T),8) + DOUBLE(SIOM$READ$BYTE);
END;

SIOM$WRITE$HEX$FILE:
/* THIS ROUTINE IS CALLED BY THE WRITE AND TRANSFER COMMANDS TO
COMPLETE DECODING THE COMMAND LINE AND OUTPUT A HEX FILE.
IT OUTPUTS LEADING NULLS, START ADDRESS RECORD (8086 ONLY),
EXTENDED ADDRESS RECORDS (8086 ONLY), DATA RECORDS, EOF RECORD,
AND TRAILING NULLS. */
PROCEDURE;
DECLARE (LEN,INDEX) WORD, START$REG BYTE;
DECLARE (FIRST,LAST) STRUCTURE (OFF WORD, SEG WORD);
CALL SIOM$GET$ADDR($ARG1,CS);
FIRST.SEG = ARG1.SEG AND OFOOH;
FIRST.OFF = ARG1.OFF + SHL(ARG1.SEG,8);
IF CARRY THEN
DO;
FIRST.SEG = FIRST.SEG + 1000H;
IF CARRY THEN GOTO ERROR;
END;
IF CHAR <> '.' THEN GOTO ERROR;
CALL SIOM$GET$CHAR;
IF MODE$8086 THEN DO;
CALL SIOM$GET$ADDR($ARG2,ARG1.SEG);
LAST.SEG = ARG2.SEG AND OFOOH;
LAST.OFF = ARG2.OFF + SRL(ARG2.SEG, #4);
IF CARRY THEN
DO;
LAST.SEG = LAST.SEG + 1000H;
IF CARRY THEN GOTO ERROR;
END;
/* CHECK IF END > START */
IF LAST.SEG < FIRST.SEG THEN GOTO ERROR;
IF LAST.SEG = FIRST.SEG THEN
IF LAST.OFF < FIRST.OFF THEN GOTO ERROR;
/* CONVERT END ADDRESS FOR USE IN LOOPING */
LAST.SEG = ARG2.SEG + SHR(ARG2.OFF, #4) - ARG1.SEG;
LAST.OFF = SHL(LAST.SEG, #4) + (ARG2.OFF AND 0FH);
LAST.SEG = (LAST.SEG AND 0F000H) + ARG1.SEG;
END;
ELSE DO;
END$OFF = SIO$GET$WORD;
IF END$OFF < ARG1.OFF THEN GOTO ERROR;
LAST.SEG = ARG1.SEG;
LAST.OFF = END$OFF;
END;
IF CHAR <> ASCR THEN
DO;
START$REC = TRUE;
CALL SIO$GET$CHAR;
IF MODE$8086 THEN CALL SIO$GET$ADDR(#ARG3, CS);
ELSE ARG3.OFF = SIO$GET$WORD;
END;
ELSE DO;
START$REC = FALSE;
ARG3.OFF = 0;
END;
IF CHAR > ASCR THEN GOTO ERROR;
CALL SIO$CRLF;
CALL SIO$INIT$MODE;
CALL SIO$SECOND$DELAY;
DO I = 1 TO 60;
/* LEADING NULLS */
CALL SIO$OUT$CHAR(0);
END;
CALL SIO$CRLF;
IF MODE$8086 THEN
DO;
IF START$REC THEN
DO;
CALL SIO$OUT$HEADER(04, 0, 03); /* START ADDRESS RECORD */
CALL SIO$OUT$WORD(ARG3.SEG);
CALL SIO$OUT$WORD(ARG3.OFF);
CALL SIO$BYTE(ASCII$SUM);
CALL SIO$CRLF;
ARG3.OFF = 0;
END;
END;
LOOP1:
IF MODE=8086 THEN DO;
    CALL SIO$OUT$HEADER(02,0,0); /* EXTENDED ADDRESS RECORD */
    CALL SIO$OUT$WORD(ARG1.SEG);
    CALL SIO$OUT$BYTE(CHECK$SUM);
    CALL SIO$CRLF;
END;

IF LAST.SEG = ARG1.SEG THEN END$OFF = LAST$OFF;
ELSE END$OFF = OFF$FFH;

LEN = STANDARD$LEN; /* DATA RECORD */

INDEX = END$OFF - ARG1.OFF;
IF INDEX<STANDARD$LEN-1 THEN LEN = INDEX+1;
CALL SIO$OUT$HEADER(LEN,ARG1.OFF,00);

DO I=1 TO LEN;
    CALL SIO$OUT$BYTE(MEMORY$ARG1$PTR);
    ARG1.OFF = ARG1.OFF + 1;
END;

CALL SIO$CRLF;
CALL SIO$CRLF;

IF END$OFF <> ARG1.OFF+1 THEN GOTO LOOP;
IF LAST.SEG <> ARG1.SEG THEN DO;
    ARG1.SEG = ARG1.SEG + 1000H;
    ARG1.OFF = 0;
    GOTO LOOP1;
END;

CALL SIO$OUT$HEADER(00,ARG3.OFF,01); /* EOF RECORD */
CALL SIO$OUT$BYTE(CHECK$SUM);
CALL SIO$CRLF;

DO I=1 TO 60; /* TRAILING NULS */
CALL SIO$OUT$CHAR(0);
END;

MODE = SERIAL;

SIO$READ$HEX$FILE:
/* THIS ROUTINE IS CALLED BY THE READ AND LOAD COMMANDS TO COMPLETE DECODING THE COMMAND LINE AND READ A HEX FILE. */

PROCEDURE;

DECLARE (REC$TYPE,LEN,I,T) BYTE, OFFSET WORD;

IF CHAR <> ASCR THEN CALL SIO$GET$ADDR(#ARG2,0); /* GET BIAS ADDR */
ELSE ARG2.SEG,ARG2.OFF = 0;
ARG1.SEG = ARG2.SEG; /* SEGMENT FOR 8080 FORMAT FILE */
IF CHAR<ASCR THEN GOTO ERROR;

CALL SIO$CRLF;

CALL SIO$INIT$MODE;

LOOP:
DO WHILE SIO$READ$CHAR<':';END;

CHECK$SUM = 0;
LEN = SIO$READ$BYTE;
OFFSET = SIO$READ$WORD;
ARG1.OFF = OFFSET + ARG2.OFF;
REC$TYPE = SIO$READ$BYTE;
IF REC$TYPE=03 THEN /* START ADDR TYPE */
DO;
CS = SIO$READ$WORD;
IP = SIO$READ$WORD;
END;
IF REC$TYPE=02 THEN /* EXTENDED ADDR TYPE */
ARG1.SEG = SIO$READ$WORD + ARG2.SEG;
IF REC$TYPE=01 THEN IF OFFSET <> 0 THEN IP = OFFSET; /* EOF RECORD */
IF REC$TYPE=00 THEN /* DATA TYPE */
DO I=1 TO LEN;
T,MEMORY$ARG1 = SIO$READ$BYTE;
IF MEMORY$ARG1<>T THEN GOTO ERROR;
ARG1.OFF = ARG1.OFF + 1;
END;
T = SIO$READ$BYTE; /* FETCH CHECKSUM */
IF CHECK$SUM<>0 THEN GOTO ERROR;
IF REC$TYPE<>01 AND LEN<>0 THEN GOTO LOOP; /* EOF */
MODE = SERIAL;
CALL SIO$OUT$CHAR(0); /* DELAY FOR LAST CR, LF SENT */
CALL SIO$OUT$CHAR(0); /* BY INTELLEC */
END;

******************************************
* INTERRUPT AND RESTORE/EXECUTE SECTION *
******************************************

SAVE$REGISTERS:
/* THIS ROUTINE IS USED TO SAVE THE STACKED USER'S REGISTERS IN THE
MONITOR'S SAVE AREA. */
PROCEDURE;
BP = MEMORY$USERSTACK;
USERSTACK.OFF = USERSTACK.OFF + 4;
DO I=0 TO 10; /* POP REGISTERS OFF OF STACK */
REC$SAV(REC$ORD(I)) = MEMORY$USERSTACK;
USERSTACK.OFF = USERSTACK.OFF + 2;
END;
SS = USERSTACK.SEG;
SP = USERSTACK.OFF;
END;

RESTORE$EXECUTE:
/* THIS PROCEDURE RESTORES THE STATE OF THE USER MACHINE AND
PASSES CONTROL BACK TO THE USER PROGRAM. IT CONTAINS A
MACHINE LANGUAGE SUBROUTINE TO PERFORM THE POPPING OF THE
USER REGISTERS AND TO EXECUTE AN 'IRET' TO TRANSFER CONTROL
TO THE USER'S PROGRAM. */
PROCEDURE;
DECLARE RESTORE$EXECUTE$CODE(*) BYTE DATA
(0BH,06CH, /* MOV BP,SP */
0BH,046H,002H, /* MOV AX, /BP/.PARM2 */
0BH,05EH,004H, /* MOV BX, /BP/.PARM1 */
0BH,0DH, /* MOV SS,AX */
0BH,03H, /* MOV SP,BX */
05DH, /* POP BP */
05FH, /* POP DI */
05EH, /* POP SI */
05BH, /* POP BX */
05AH, /* POP DX */
05BH, /* POP CX */
05BH, /* POP AX */
01FH, /* POP DS */
007H, /* POP ES */
OCFH, /* IRET */
RESTORE$EXECUTE$CODE$PTR WURD DATA (.RESTORE$EXECUTE$CODE);

465 2 USERSTACK.SEG = SS;
466 2 USERSTACK.OFF = SP;
467 2 DO I=0 TO 10; /* PUSH USER'S REGISTERS ONTO HIS STACK */
468 3 USERSTACK.OFF = USERSTACK.OFF - 2;
469 3 MEMORY$USERSTACK = REG$SAVE(REG$ORD(10-I));
470 3 END;
471 2 USERSTACK.OFF = USERSTACK.OFF - 2;
472 2 MEMORY$USERSTACK = BP;
473 2 CALL RESTORE$EXECUTE$CODE$PTR(USERSTACK.OFF,USERSTACK.SEG);
474 2 END;

475 1 INTERRUPT$ENTRY:
/* THIS PROCEDURE IS CALLED WHEN THE CPU IS INTERRUPTED BY EXECUTING AN INSTRUCTION WITH THE TRAP BIT SET (SINGLE STEP). */
PROCEDURE INTERRUPT 1;
476 2 USERSTACK.OFF = STACKPTR; /* CHANGE TO MONITOR'S STACK */
477 2 USERSTACK.SEG = STACKBASE;
478 2 STACKPTR = MONITOR$STACKPTR;
479 2 STACKBASE = MONITOR$STACKBASE;
480 2 CALL SAVE$REGISTERS;
481 2 FL = FL AND (NOT STEP$TRAP); /* CLEAR STEP FLAG */
482 2 IF LAST$COMMAND$SS$COMMAND THEN /* CONTINUE IF NOT SS */
483 2 CALL RESTORE$EXECUTE;
484 2 CSIP.OFF = IP;
485 2 CSIP.SEG = CS;
486 2 IF MEMORY$CSIP$PTR = INT3$PTR THEN
487 2 CALL RESTORE$EXECUTE; /* EXIT TO PROCESS INT 3 */
488 2 CALL BIO$CRLF;
489 2 CALL SIO$UPDATE$IP;
490 2 IF CHAR$'.' THEN
491 2 DO;
492 3 IF = CSIP.OFF;
493 3 CS = CSIP.SEG;
494 3 FL = FL OR STEP$TRAP; /* SET STEP FLAG */
495 3 CALL RESTORE$EXECUTE;
496 3 END;
497 2 IF CHAR$<ASCR THEN GOTO ERROR;
498 2 GOTO NEXT$COMMAND;
500 2 END;

501 1 INTERRUPT$ENTRY:
/* THIS PROCEDURE IS CALLED WHEN THE CPU EXECUTES A 'INT 3' INSTRUCTION. THE MONITOR INSERTS THIS (OCCH) FOR A BREAKPOINT. ALSO A NMI INTERRUPT OR A USER SOFTWARE INTERRUPT MAY CALL THIS PROCEDURE TO BE CALLED. */
PROCEDURE INTERRUPT 3;
502 2 USERSTACK.OFF = STACKPTR;
503 2 USERSTACK.SEG = STACKBASE;
STACKPTR = MONITOR$STACKPTR;
STACKBASE = MONITOR$STACKBASE;
CALL SAVE$REGISTERS;
CALL SIO$CR/LP;
GOTO AFTER$INTERRUPT;
END;

INTERRUPT32$ENTRY:
/* THIS ROUTINE IS EXECUTED WHEN THE CPU RECEIVES AN INTERRUPT FROM 
THE 8259A. */
PROCEDURE INTERRUPT 32;
USERSTACK.OFF = STACKPTR;
USERSTACK.SEG = STACKBASE;
STACKPTR = MONITOR$STACKPTR;
STACKBASE = MONITOR$STACKBASE;
CALL SAVE$REGISTERS;
CALL SIO$CLRPL;
CALL SIO$OUT$char('I');
CALL SIO$OUT$char('=');
OUTPUT(IIC$PORTA) = IIC$OCW3;
CHAR = INPUT(IIC$PORTA);
J = 1;
DO I = 0 TO 7;
    IF (CHAR AND J) <> 0 THEN GOTO L1;
    J = SHL(J,1);
    END;
L1: CALL SIO$OUT$byte(I);
    CALL SIO$OUT$BLANK;
    OUTPUT(IIC$PORTA) = IIC$EOI;
GOTO AFTER$INTERRUPT;
END INTERRUPT32$ENTRY;

INIT$INT$VECTOR:
/* THIS ROUTINE INITIALIZES AN INTERRUPT VECTOR AS FOLLOWS: THE OFFSET 
FROM THE ADDRESS OF 'INT$ROUTINE' CORRECTED BY THE APPROPRIATE 
NUMBER OF BYTES FOR THE INTERRUPT PLM PROLOGUE. THE SEGMENT FROM THE 
CURRENT CS REGISTER IS DETERMINED BY A MACHINE LANGUAGE CODED 
SUBROUTINE. */
PROCEDURE(INIT$VECTOR$PTR, INT$ROUTINE$OFFSET);
DECLARE INT$VECTOR$PTR POINTER, INT$ROUTINE$OFFSET$WORD, 
    VECTOR BASED INT$VECTOR$PTR STRUCTURE (OFF WORD, SEG WORD), 
    CORRECTION LITERALLY '19H', /* OFFSET FOR PROLOGUE */
    INIT$INT$VECTOR$CODE(*) BYTE DATA
(055h, /* PUSH BP */
  08h,0ECH, /* MOV BP,SP */
  08h,0C8h, /* MOV AX,CS */
  0C4h,05Eh,004h, /* LES BX,/]BP/.FARM1 */
  026h,089h,007h, /* MOV ES:W/BX,AX */
  05Dh, /* POP BP */
  00h,040h,000h, /* RET 4 */
INIT$INT$VECTOR$CODE$PTR WORD DATA (.INIT$INT$VECTOR$CODE);

CALL INIT$INT$VECTOR$CODE$PTR(#VECTOR.SEG); /* SEGMENT PORTION */
VECTOR.OFF = INT$ROUTINE$OFFSET - CORRECTION; /* OFFSET PORTION */
END;
COMMAND MODULE

ABSTRACT

THIS MODULE CONTAINS ALL THE COMMANDS IMPLEMENTED AS INDIVIDUAL PROCEDURES AND CALLED FROM THE OUTER BLOCK OF THE COMMAND DISPATCH LOOP.

MODULE ORGANIZATION

THIS MODULE CONTAINS THE FOLLOWING SECTIONS:

1. COMMANDS SECTION
   SIO@GO
   SIO@SINGLE$STEP
   SIO@EXAM$MEM
   SIO@EXAM$REG
   SIO@MOVE
   SIO@DISPLAY
   SIO@COMPARE
   SIO$FIND
   SIO@HEX$ARITH
   SIO@INPUT
   SIO@OUTPUT
   SIO@WRITE
   SIO$READ
   SIO@TRANSFER
   SIO@LOAD

2. COMMAND DISPATCH (OUTER BLOCK, MAIN PROGRAM LOOP)
   NEXT$COMMAND

ERROR

*

/*/ COMMAND SECTION */

537 1 SIO$GO:
   /* IMPLEMENTS THE 'GO' COMMAND. THE USER MAY SPECIFY A NEW IF:PC AND AN OPTIONAL BREAKPOINT. */
   CALL SIO$UPDATE$IP;
   IF CHAR = 'x', THEN /* BREAKPOINT */
   DO;
   CALL SIO$GET$CHAR;
   CALL SIO$GET$ADDR($BRK1, CSIP.SEG);
   IF (CHAR <> ASCII) AND (CHAR < 'x',) THEN GOTO ERROR;
   $BRK1$SAVE = MEMORY$BRK1;
   MEMORY$BRK1 = BREAK$INST;
   IF MEMORY$BRK1 < BREAK$INST THEN GOTO ERROR;
   $BRK1$FLAG = TRUE;
   IF CHAR = ',', THEN
   DO;
   CALL SIO$GET$CHAR;
   CALL SIO$GET$ADDR($BRK2, CSIP.SEG);
IF CHAR <> ASCR THEN GOTO ERROR;
BRK2$SAVE = MEMORY$BRK2;
MEMORY$BRK2 = BREAK$INST;
IF MEMORY$BRK2 <> BREAK$INST THEN GOTO ERROR;
BRK2$FLAG = TRUE;
END;

ELSE /* NO BREAKPOINT */
IF CHAR<>ASCR THEN GOTO ERROR;
CALL SI0$CRLF;
IF = CSIP.OFF;
CS = CSIP.SEG;
FL = FL AND (NOT STEP$TRAP); /* CLEAR IF SET */
CALL RESTORE$EXECUTE;
END;

SIO$SINGLE$STEP:
/* IMPLEMENTS THE SINGLE STEP COMMAND. DISPLAYS IP AND THE
CURRENT INSTRUCTION byte. OPENS CS:IP FOR INPUT. DEPRESSING
COMMA CAUSES THE MONITOR TO SINGLE STEP THE INSTRUCTION, AND
PERIOD TERMINATES THE COMMAND. */
PROCEDURE;
CALL SIO$UPDATE$IP;
IF CHAR<',' THEN GOTO ERROR;
IF = CSIP.OFF;
CS = CSIP.SEG;
FL = FL OR STEP$TRAP;
CALL RESTORE$EXECUTE;
END;

SIO$EXAM$MEM:
/* IMPLEMENTS THE EXAMINE MEMORY COMMAND. */
PROCEDURE;
DECLARE W WORD;
CALL SIO$TEST$WORD$MODE;
CALL SIO$GET$ADDR($ARG1,CS);
IF CHAR<',' THEN GOTO ERROR;
DO WHILE TRUE;
CALL SIO$OUT$BLANK;
IF WORD$MODE THEN
CALL SIO$OUT$WORD(MEMORY$WORD$ARG1);
ELSE
CALL SIO$OUT$BYTE$PTR(MEMORY$ARG1$PTR);
CALL SIO$OUT$CHAR('-');
CALL SIO$OUT$BLANK;
CALL SIO$GET$CHAR;
IF CHAR=ASCR THEN RETURN;
IF CHAR<',' THEN
DO;
W = SIO$GET$WORD;
IF (CHAR <> ',' AND (CHAR <> ASCR) THEN GOTO ERROR;
IF WORD$MODE THEN
DO;
MEMORY$WORD$ARG1 = W;
604 5 IF MEMORY$WORD$ARG1<>W THEN GOTO ERROR;
END;
ELSE
    DO;
    MEMORY$ARG1 = LOW(W);
    IF MEMORY$ARG1<LOW(W) THEN GOTO ERROR;
END;

END;
IF CHAR=ASCR THEN RETURN;
IF WORD$MODE THEN
    ARG1.OFF = ARG1.OFF + 2;
ELSE
    ARG1.OFF = ARG1.OFF + 1;

CALL SIO$CRLF;
CALL SIO$OUT$WORD(ARG1.OFF);
END;
END;

SIO$EXAM$REG:
/* IMPLEMENTS THE EXAMINE REGISTER COMMAND. SCANS FOR A VALID
REGISTER NAME AND DISPLAYS THE VALUE OF THAT REGISTER WHICH IS
OPTIONALLY OPENED FOR INPUT. COMMA INCREMENTS TO NEXT REGISTER
UNLESS IT IS 'FL' WHICH TERMINATES AS DOES CR. */

PROCEDURE;
DECLARE (T,I) BYTE;
DECLARE SAVE WORD;
CALL SIO$SCAN$BLANK;
IF CHAR=ASCR THEN
    DO;
    CALL SIO$CRLF;
    DO I=0 TO 13;
        CALL SIO$OUT$BLANK;
        CALL SIO$OUT$CHAR(REG(I*2));
        CALL SIO$OUT$CHAR(REG(I*2+1));
        CALL SIO$OUT$CHAR('');
        CALL SIO$OUT$WORD(REG$SAV(I));
        IF I=6 THEN CALL SIO$CRLF;
    END;
    END;
    RETURN;
END;
END;
IF NOT(SIO$VALID$REG$FIRST) THEN GOTO ERROR;
T = CHAR;
CALL SIO$GET$CHAR;
IF NOT(SIO$VALID$REG(T,CHAR)) THEN GOTO ERROR;
I = REG$INDEX;
DO WHILE TRUE;
    CALL SIO$OUT$CHAR('');
    CALL SIO$OUT$WORD(REG$SAV(I));
    CALL SIO$OUT$CHAR('-');
    CALL SIO$OUT$BLANK;
    CALL SIO$GET$CHAR;
    IF CHAR<>'.' AND CHAR<>ASCR THEN
        DO;
            SAVE = SIO$GET$WORD;
            IF (CHAR <> '.') AND (CHAR <> ASCR) THEN GOTO ERROR;
            REG$SAV(I) = SAVE;
        END;
        IF CHAR=ASCR OR I=13 THEN RETURN;
662 3 I = I + 1;
663 3 CALL SI0$CRLF;
664 3 CALL SI0$OUT$CHAR(REQ(I*2));
665 3 CALL SI0$OUT$CHAR(REQ(I*2+1));
666 3 END;
667 2 END;

668 1 SI0$MOVE:
    /* IMPLEMENTS THE MOVE COMMAND. ACCEPTS 3 ARGUMENTS AND MOVES THE
     * BLOCK OF MEMORY SPECIFIED BY ARG1-ARG2 TO ARG3. ARG2<ARG1 OR THERE
     * IS A DIFFERENCE WHEN THE BYTE IS READ BACK, THEN ERROR. */
    PROCEDURE;
    CALL SI0$SCAN$BLANK;
769 2 CALL SI0$GET$ADDR(#ARG1,CS);    /* FIRST ARGUMENT */
770 2 IF CHAR='.' THEN GOTO ERROR;
771 2 CALL SI0$GET$CHAR;
772 2 END$OFF = SI0$GET$WORD;    /* SECOND ARGUMENT */
773 2 IF END$OFF<ARG1.OFF THEN GOTO ERROR;
774 2 IF CHAR='.' THEN GOTO ERROR;
775 2 IF CHAR='.' THEN GOTO ERROR;
776 2 CALL SI0$GET$CHAR;
777 2 CALL SI0$GET$ADDR(#ARG3,CS);    /* THIRD ARGUMENT */
778 2 IF CHAR='.' THEN GOTO ERROR;
779 2 CALL SI0$CRLF;
780 2 LOOP:    /* MEMORY#ARG1 = MEMORY#ARG3; */
781 2 IF MEMORY#ARG3=MEMORY#ARG1 THEN GOTO ERROR;
782 2 IF ARG1.OFF = END$OFF THEN RETURN;
783 2 ARG1.OFF = ARG1.OFF + 1;
784 2 ARG3.OFF = ARG3.OFF + 1;
785 2 GOTO LOOP;
786 2 END;

693 1 SI0$DISPLAY:
    /* IMPLEMENTS THE DISPLAY BYTE COMMAND. IF CALLED WITH 1 PARM THEN
     * OUTPUTS A SINGLE BYTE. IF CALLED WITH 2 PARM THEN OUTPUTS THE RANGE
     * BETWEEN THE TWO ADDRESSES. IF OFFSET<BEGIN THEN OUTPUTS ONLY A SINGLE
     * BYTE. */
    PROCEDURE;
    CALL SI0$GET$ADDR(#ARG1,CS);
797 2 IF CHAR='.' THEN GOTO ERROR;
798 2 ELSE
799 2 DO;
800 3 IF CHAR='.' THEN GOTO ERROR;
801 3 CALL SI0$GET$CHAR;
802 3 END$OFF = SI0$GET$WORD;
803 3 IF END$OFF<ARG1.OFF THEN GOTO ERROR;
804 3 IF CHAR='.' THEN GOTO ERROR;
805 3 END;
806 2 NEWLINE:
807 2 CALL SI0$CRLF;
808 2 CALL SI0$OUT$WORD(ARG1.OFF);
809 2 LOOP: CALL SI0$OUT$BLANK;
810 2 IF WORD$MODE THEN
811 2 DO;
CALL SIG.OUT$WORD(MEMORY$WORD$ARG1);
    IF ARG1.OFF = END$OFF THEN RETURN;
    ARG1.OFF = ARG1.OFF + 1;
    END;
    ELSE
        CALL SIG.OUT$BYTE$PTR(MEMORY$ARG1$PTR);
        IF ARG1.OFF >= END$OFF THEN RETURN;
        ARG1.OFF = ARG1.OFF + 1;
        T = ARG1.OFF AND $00FF;
        IF T = 0 OR (WORD$MODE AND T=1) THEN GOTO NEWLINE;
    GOTO LOOP;
    END;

SIO$COMPARE:
    /* IMPLEMENTS THE COMPARE COMMAND */
    PROCEDURE;
        CALL SIG$SCAN$BLANK;
        CALL SIG$GET$ADDR(ARG1,CS);
        IF CHAR <> ',' THEN GOTO ERROR;
        CALL SIG$GET$CHAR;
        END$OFF = SIG$GET$WORD;
        IF END$OFF < ARG1.OFF THEN GOTO ERROR;
        IF CHAR <> ',' THEN GOTO ERROR;
        CALL SIG$GET$CHAR;
        CALL SIG$GET$ADDR(ARG3,CS);
        IF CHAR <> ASCR THEN GOTO ERROR;
        CALL SIG$CRLF;
        LOOP:
            IF MEMORY$ARG1 <> MEMORY$ARG3 THEN
                DO;
                    CALL SIG$OUT$WORD(ARG1.OFF);
                    CALL SIG$OUT$BLANK;
                    CALL SIG$OUT$BYTE$PTR(MEMORY$ARG1$PTR);
                    CALL SIG$OUT$BLANK;
                    CALL SIG$OUT$WORD(ARG3.OFF);
                    CALL SIG$OUT$BLANK;
                    CALL SIG$OUT$BYTE$PTR(MEMORY$ARG3$PTR);
                    CALL SIG$CRLF;
                END;
                IF ARG1.OFF = END$OFF THEN RETURN;
                ARG1.OFF = ARG1.OFF + 1;
                ARG3.OFF = ARG3.OFF + 1;
                GOTO LOOP;
            END SIG$COMPARE;

SIO$FIND:
    /* IMPLEMENTS THE FIND COMMAND */
    PROCEDURE;
        DECLARE SEARCH$WORD WORD;
        CALL SIG$TEST$WORD$MODE;
        CALL SIG$GET$ADDR(ARG1,CS);
        IF CHAR <> ',' THEN GOTO ERROR;
        CALL SIG$GET$CHAR;
        END$OFF = SIG$GET$WORD;
        IF END$OFF < ARG1.OFF THEN GOTO ERROR;
        CALL SIG$GET$CHAR;
        SEARCH$WORD = SIG$GET$WORD;
773 2 IF CHAR <> ASCR THEN GOTO ERROR;
775 2 CALL SIO$CRLF;
776 2 LOOP:
777 2 IF WORD$MODE THEN
778 3 DO;
779 3 IF MEMORY$WORD$ARG1 = SEARCH$WORD THEN
780 4 DO;
781 4 CALL SIO$OUT$WORD(ARG1.OFF);
782 4 CALL SIO$CRLF;
783 4 END;
784 3 ELSE
785 3 DO;
786 3 IF MEMORY$ARG1 = LOW(SEARCH$WORD) THEN
787 4 DO;
788 4 CALL SIO$OUT$WORD(ARG1.OFF);
789 4 CALL SIO$CRLF;
790 3 END;
791 2 IF ARG1.OFF = END$OFF THEN RETURN;
792 2 ARG1.OFF = ARG1.OFF + 1;
794 2 GOTO LOOP;
795 2 END SIO$FIND;
796 1 SIO$HEX$ARITH:
/* IMPLEMENTS THE HEX ARITHMETIC COMMAND */
PROCEDURE;
797 2 DECLARE (W1,W2) WORD;
798 2 CALL SIO$SCAN$BLANK;
799 2 W1 = SIO$GET$WORD;
800 2 IF CHAR <> ',' THEN GOTO ERROR;
802 2 CALL SIO$GET$CHAR;
803 2 W2 = SIO$GET$WORD;
804 2 IF CHAR <> ASCR THEN GOTO ERROR;
806 2 CALL SIO$CRLF;
807 2 CALL SIO$OUT$WORD(W1+W2);
808 2 CALL SIO$OUT$BLANK;
809 2 CALL SIO$OUT$WORD(W1-W2);
810 2 END SIO$HEX$ARITH;
811 1 SIO$INPUT:
/* THIS ROUTINE IMPLEMENTS THE 'INPUT' COMMAND. USER SPECIFIES A PORT AND THE DATUM OF THE PORT IS DISPLAYED. */
PROCEDURE;
812 2 DECLARE PORT WORD;
813 2 CALL SIO$TEST$WORD$MODE;
814 2 PORT = SIO$GET$WORD;
815 2 LOOP:
817 2 IF CHAR<>' ', THEN GOTO ERROR;
818 2 CALL SIO$CRLF;
819 2 IF WORD$MODE THEN
820 2 CALL SIO$OUT$WORD(INWORD(PORT));
821 2 ELSE
822 2 CALL SIO$OUT$BYTE(INPUT(PORT));
823 2 CALL SIO$GET$CHAR;
824 2 IF CHAR=ASCR THEN RETURN;
825 2 GOTO LOOP;
825  2 END;
826  1 SIO$OUTPUT:
     /* THIS ROUTINE IMPLEMENTS THE 'OUTPUT' COMMAND. THE USER SUPPLIED
     DATUM IS OUTPUT TO THE SPECIFIED PORT. */
PROCEDURE;
827  2 DECLARE (DATUM,PORT) WORD;
828  2 CALL SIO$TEST$WORD$MODE;
829  2 PORT = SIO&GET$WORD;
830  2 IF CHAR<>',' THEN GOTO ERROR;
832  2 CALL SIO&GET$CHAR;
833  2 LOOP:
     DATUM = SIO&GET$WORD;
834  2 IF CHAR=':' THEN GOTO ERROR;
836  2 IF WORD$MODE THEN
837  2 OUTWORD(PORT) = DATUM;
     ELSE
     OUTPUT(PORT) = LOW(DATUM);
838  2 IF CHAR=',' THEN
840  2     DO;
841  3     CALL SIO$CRLF;
842  3     CALL SIO&OUT$CHAR('-');
843  3     CALL SIO&OUT$ELANK;
844  3     CALL SIO&GET$CHAR;
845  3     IF CHAR <> ASCR THEN GOTO LOOP;
847  3 END;
848  2 RETURN;
849  2 END;
850  1 SIO$WRITE:
     /* IMPLEMENTS THE PAPER TAPE WRITE COMMAND. */
PROCEDURE;
851  2 CALL SIO&GET$CHAR;
852  2 MODE&8086 = TRUE;
853  2 IF CHAR='X' THEN /* TEST FOR 8080 MODE */
854  2 DO;
855  3 MODE&8086 = FALSE;
856  3 CALL SIO&GET$CHAR;
857  3 END;
858  2 IF CHAR=ASBL THEN CALL SIO&GET$CHAR;
860  2 SAVE$MODE = TAPE OR SERIAL;
861  2 CALL SIO$WRITE$HEX$FILE;
862  2 RETURN;
863  2 END SIO$WRITE;
864  1 SIO$READ:
     /* THIS PROCEDURE IMPLEMENTS THE PAPER TAPE READ COMMAND */
PROCEDURE;
865  2 CALL SIO$SCAN$BLANK;
866  2 SAVE$MODE = TAPE OR SERIAL;
867  2 CALL SIO$READ$HEX$FILE;
868  2 RETURN;
869  2 END SIO$READ;
870  1 SIO$TRANSFER:
     /* THIS PROCEDURE IMPLEMENTS THE TRANSFER COMMAND */
PROCEDURE;
    CALL SIO$GET$CHAR;
    MODE$8086 = TRUE;
    IF CHAR = 'X' THEN
        DO;
        MODE$8086 = FALSE;
    CALL SIO$GET$CHAR;
    END;
    IF CHAR = ASEL THEN CALL SIO$GET$CHAR;
    IF CHAR = 'S' THEN SAVE$MODE = SERIAL;
    ELSE IF CHAR = 'P' THEN SAVE$MODE = PARALLEL;
    ELSE GOTO ERROR;
    CALL SIO$GET$CHAR;
    IF CHAR <> ',' THEN GOTO ERROR;
    CALL SIO$GET$CHAR;
    CALL SIO$WRITE$HEX$FILE;
    RETURN;
    END SIO$TRANSFER;

SIO$LOAD:
/* THIS PROCEDURE IMPLEMENTS THE LOAD COMMAND */
PROCEDURE;
    CALL SIO$SCAN$BLANK;
    IF CHAR = 'S' THEN SAVE$MODE = SERIAL;
    ELSE IF CHAR = 'P' THEN SAVE$MODE = PARALLEL;
    ELSE GOTO ERROR;
    CALL SIO$GET$CHAR;
    IF CHAR = ',', ' ' THEN DO;
        CALL SIO$GET$CHAR;
        IF CHAR = ASCR THEN GOTO ERROR;
    END;
    ELSE IF CHAR <> ASCR THEN GOTO ERROR;
    CALL SIO$READ$HEX$FILE;
    RETURN;
    END SIO$LOAD;

******************************************************************************
* COMMAND DISPATCH MAIN PROGRAM LOOP *
******************************************************************************

DISABLE;
    MODE = SERIAL;
/* THE FOLLOWING CODE DETERMINES THE BAUD RATE OF THE SERIAL INTERFACE BASED ON TWO 'U'S TYPED IN AT THE CONSOLE. IT INITIALIZES BOTH THE 6251A USAR AND COUNTER 2 OF THE 8253 INTERVAL TIMER */

CALL SIO$RESET$USART;
    OUTPUT(SIO$STAT$PORT) = SIO$CRT$MODE;
    OUTPUT(IT$CONTROL$PORT) = IT$G2M3;
    DO WHILE TRUE;
        BRF = B9600;
        OUTPUT(SIO$STAT$PORT) = SIO$CRT$CMD;
        OUTPUT(IT$CTR2$PORT) = LOW(BRF);
        OUTPUT(IT$CTR2$PORT) = HIGH(BRF);
        DO II = 1 TO 1000;
CALL SIO$MS$DELAY(1);
IF SIO$CHAR$RDY THEN
  DO;
  IF (CHAR := INPUT(SIO$DATA$PORT)) = 80H THEN
    DO;
      BRF = B1200;
      GOTO SBC$INIT5;
    END;
    CHAR = CHAR AND PARITY$MASK;
    DO I = 0 TO 2;
      IF CHAR = BR$CHAR(I) THEN GOTO SBC$INIT5;
    ELSE BRF = 2*BRF;
  END;
  BRF = 2*BRF;
  OUTPUT(IT$CTR2$PORT) = LOW(BRF);
  OUTPUT(IT$CTR2$PORT) = HIGH(BRF);
  CALL SIO$MS$DELAY(120);
  CHAR = INPUT(SIO$DATA$PORT);
  DO JJ = 1 TO 3000;
    CALL SIO$MS$DELAY(1);
  END;
  IF SIO$CHAR$RDY THEN
    DO;
      CHAR = INPUT(SIO$DATA$PORT) AND PARITY$MASK;
      DO I = 0 TO 2;
        IF CHAR = BR$CHAR(I) THEN GOTO SBC$INIT5;
      ELSE BRF = 2*BRF;
    END;
    CALL SIO$RESET$USART;
    OUTPUT(SIO$STAT$PORT) = SIO$TTY$MODE;
    CHAR = 0;
    OUTPUT(SIO$STAT$PORT) = SIO$TTY$CMD;
    BRF = B110;
    GOTO SBC$INIT5;
  END;
  END;
SBC$INIT5:
  OUTPUT(IT$CTR2$PORT) = LOW(BRF);
  OUTPUT(IT$CTR2$PORT) = HIGH(BRF);
  CALL SIO$MS$DELAY(200);
  CHAR = INPUT(SIO$DATA$PORT);
  CALL SIO$OUT$STRING((SIO$SIGNOFF));

/* THE FOLLOWING CODE INITIALIZES THE 8259A. THE STARTING ADDRESS
OF ITS 2OH BYTE VECTOR TABLE IS 80H. IT IS PROGRAMMED FOR
THE FULLY NESTED MODE. ALL INTERRUPTS ARE SET UNMASKED. */

OUTPUT(IC$PORTA) = IC$ICW1;
OUTPUT(IC$PORTB) = IC$ICW2;
OUTPUT(IC$PORTC) = IC$ICW4;
OUTPUT(IC$PORTD) = IC$MASK;

/* INITIALIZE USER’S REGISTERS */

CS,SS,DS,ES,FL,IP = 0;
SP = USER$INIT$SP;

/* INITIALIZE INTERRUPT VECTORS */
CALL INIT$INT$VECTOR(#INT$VECTOR(1),#INTERRUPT1$ENTRY);
CALL INIT$INT$VECTOR(#INT$VECTOR(2),#INTERRUPT2$ENTRY);
CALL INIT$INT$VECTOR(#INT$VECTOR(3),#INTERRUPT3$ENTRY);
DO I = 32 TO 39;
CALL INIT$INT$VECTOR(#INT$VECTOR(I),#INTERRUPT32$ENTRY);
END;

INT3$PTR = INT$VECTOR(3);  /* SAVE VECTOR 3 */
BRK1$FLAG,BRK2$FLAG,SWITCH$BAUD = FALSE;
MONITOR$STACKPTR = STACKPTR;
MONITOR$STACKBASE = STACKBASE;

NEXT$COMMAND:
/* THIS IS THE PERPETUAL COMMAND LOOP WHICH DISPATCHES TO EACH
COMMAND WHICH IS A SEPARATE PROCEDURE. */

CALL SIO$CRLF;
CALL SIO$OUT$CHAR(0);
CALL SIO$OUT$CHAR(‘.’);
IF SWITCH$BAUD THEN
DO;
/* BAUD RATE WAS CHANGED FOR LOAD OR TRANSFER. RESTORE
ORIGINAL BAUD RATE. */
CALL SIO$SECON$DELAY;
SWITCH$BAUD = FALSE;
CALL SIO$RESET$USART;
OUTPUT(SIO$STAT$PORT) = SIO$CRT$MODE;
OUTPUT(DI$CONTROL$PORT) = IT$CM3;
OUTPUT(SIO$STAT$PORT) = SIO$CRT$CMD;
OUTPUT(DI$CTR2$PORT) = LOW(BRF);
OUTPUT(DI$CTR2$PORT) = HIGH(BRF);
END;

CALL SIO$GET$CHAR;
DO I=0 TO LAST(SIO$CMND);
IF CHAR=SIO$CMND(I) THEN GOTO DISPATCH;
END;
GOTO ERROR;

DISPATCH:
LAST$COMMAND = I;
DO CASE:
CALL SIO$EXAM$MEM;
CALL SIO$EXAM$REG;
CALL SIO$SG0;
CALL SIO$SGP;
CALL SIO$SGE;
CALL SIO$MOV;
CALL SIO$DISP;
CALL SIO$CMP;
CALL SIO$PND;
CALL SIO$EXA$ARITH;
CALL SIO$INP;
CALL SIO$OUT;
CALL SIO$READ;
CALL SIO$WRITE;
CALL SIO$LOAD;
CALL SIO$TRANSFER;
END;
GOTO NEXT$COMMAND;

ERROR:
     /* THIS ROUTINE HANDLES ALL ERRORS DETECTED BY THE MONITOR AND
WILL OUTPUT THE ERROR PROMPT TO THE OUTPUT PORT. */

MODE = SERIAL;
IF BRK1$FLAG THEN
   DO; /* ERROR IN ENTERING BREAKPOINT 2 */
   MEMORY$BRK1 = BRK1$SAVE;
   BRK1$FLAG = FALSE;
   END;
   CALL SIO$OUT$CHAR('!');
   CALL SIO$MS$DELAY(200);
   GOTO NEXT$COMMAND;

AFTER$INTERRUPT:
     /* THIS ROUTINE IS CALLED AFTER AN INTERRUPT TO DISPLAY THE CS:IP
AND RESTORE BREAKPOINTED INSTRUCTION(S). */

IF BRK1$FLAG THEN
   DO;
   IF BRK2$FLAG THEN
   DO;
   MEMORY$BRK2 = BRK2$SAVE;
   BRK2$FLAG = FALSE;
   IF ((IP-1) AND 000FH) = (BRK2.OFF AND 000FH) AND
      (SHR(IP-1,4)+CS) = (SHR(BRK2.OFF,4)+BRK2_SEG) THEN
      DO;
      IP=IP-1;
      CALL SIO$OUT$STRING(SIO$BREAK2(MSG);
   END;
   END;
   IF (IP-1) AND 000FH) = (BRK1.OFF AND 000FH) AND
      (SHR(IP-1,4)+CS) = (SHR(BRK1.OFF,4)+BRK1_SEG) THEN
      DO;
      IF = IP - 1;
      CALL SIO$OUT$STRING(SIO$BREAK1(MSG);
   END;
   END;
   CALL SIO$OUT$CHAR('!);
   CALL SIO$OUT$WORD(CS);
   CALL SIO$OUT$WORD(IP);
   CALL SIO$OUT$BYTE$PTR(MEMORY$CSIP$PTR);
   GOTO NEXT$COMMAND;

END MONITOR;     /* END OF MODULE */
MODULE INFORMATION:

- CODE AREA SIZE = 1722H 6034D
- CONSTANT AREA SIZE = 0000H 0D
- VARIABLE AREA SIZE = 012DH 301D
- MAXIMUM STACK SIZE = 0042H 66D
- 1647 LINES READ
- 0 PROGRAM ERROR(S)

END OF PL/M-86 COMPILATION
REQUEST FOR READER’S COMMENTS

The Microcomputer Division Technical Publications Department attempts to provide documents that meet the needs of all Intel product users. This form lets you participate directly in the documentation process.

Please restrict your comments to the usability, accuracy, readability, organization, and completeness of this document.

1. Please specify by page any errors you found in this manual.

2. Does the document cover the information you expected or required? Please make suggestions for improvement.

3. Is this the right type of document for your needs? Is it at the right level? What other types of documents are needed?

4. Did you have any difficulty understanding descriptions or wording? Where?

5. Please rate this document on a scale of 1 to 10 with 10 being the best rating.

NAME ___________________________ DATE ___________________________

TITLE ___________________________

COMPANY NAME/DEPARTMENT ___________________________

ADDRESS ___________________________

CITY ___________________________ STATE __________ ZIP CODE ______

Please check here if you require a written reply. ☐
WE'D LIKE YOUR COMMENTS...

This document is one of a series describing Intel products. Your comments on the back of this form will help us produce better manuals. Each reply will be carefully reviewed by the responsible person. All comments and suggestions become the property of Intel Corporation.

BUSINESS REPLY MAIL
No Postage Stamp Necessary if Mailed in U.S.A.

Postage will be paid by:

Intel Corporation
3065 Bowers Avenue
Santa Clara, CA 95051

Attention: Technical Publications