Additional copies of this manual or other Intel literature may be obtained from:

Literature Department  
Intel Corporation  
3065 Bowers Avenue  
Santa Clara, CA 95051

The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update or to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9 (a) (9).

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Intel Corporation.

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and its affiliates and may be used only to identify Intel products:

<table>
<thead>
<tr>
<th>BITBUS</th>
<th>iLBX</th>
<th>iPDS</th>
<th>Plug-A-Bubble</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMMputer</td>
<td>im</td>
<td>iRMX</td>
<td>PROMPT</td>
</tr>
<tr>
<td>CREDIT</td>
<td>iMMX</td>
<td>iSBC</td>
<td>Promware</td>
</tr>
<tr>
<td>Data Pipeline</td>
<td>Insite</td>
<td>iSBX</td>
<td>QUEX</td>
</tr>
<tr>
<td>Genius</td>
<td>inteq</td>
<td>iSDM</td>
<td>QUEST</td>
</tr>
<tr>
<td>A</td>
<td>intIBOS</td>
<td>iSXM</td>
<td>Ripplemode</td>
</tr>
<tr>
<td>I</td>
<td>Intelevision</td>
<td>Library Manager</td>
<td>RMX/80</td>
</tr>
<tr>
<td>i</td>
<td>intelligent Identifier</td>
<td>Megachassis</td>
<td>RUPI</td>
</tr>
<tr>
<td>r2</td>
<td>intelligent Programming</td>
<td>MICROMAINFRAME</td>
<td>Seamless</td>
</tr>
<tr>
<td>ICE</td>
<td>Intellec</td>
<td>MULTIBUS</td>
<td>SOLO</td>
</tr>
<tr>
<td>iCS</td>
<td>Intellink</td>
<td>MULTICHANNEL</td>
<td>SYSTEM 2000</td>
</tr>
<tr>
<td>iDBP</td>
<td>iOSP</td>
<td>MULTIMODULE</td>
<td>UPI</td>
</tr>
</tbody>
</table>

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

MULTIBUS is a patented Intel bus.

© 1983, Intel Corporation
<table>
<thead>
<tr>
<th>REV.</th>
<th>REVISION HISTORY</th>
<th>DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>-001</td>
<td>Original issue</td>
<td>10/83</td>
</tr>
</tbody>
</table>

**CAUTION**

This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause interference to radio communications. It has been tested and found to comply with the limits for Class A Computing Device pursuant to Subpart J of Part 15 of FCC rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference, in which case the user, at his own expense, will be required to take whatever measures may be required to correct the interference.
Intel uses an iSBC® 86/30 Single Board Computer as the processor board in 86-based System 310's. While you can buy this board from Intel separately, it is not configured for the System 310. Intel makes certain component and jumper changes to this off-the-shelf board.

This manual explains the differences between the iSBC 86/30 Single Board Computer you buy off-the-shelf and the 86/30 processor board used in the System 310 so you can configure your own board or verify the configuration of the processor board in your preconfigured System 310.

Read this manual when you need to add or remove an expansion board, or change a jumper-controlled function on the processor board. Information is aimed at both the hardware system designer and the technician. This manual explains not only why and when it is necessary to change a parameter on the processor board, but how to perform the change.

THE CHAPTERS AT A GLANCE

Chapter 1 - Features of the Processor Board
Lists the features provided by the processor board. Describes the expansion boards for each System 310 configuration and the features they add to the processor.

Chapter 2 - Components and Jumpers on the Processor Board
Illustrates and explains differences between the components and jumpers used on the off-the-shelf 86/30 processor board and those used on the System 310's 86/30 processor board.

Chapter 3 - Removing and Installing the Processor Board
Provides step-by-step instructions for removing and installing the iSBC 86/30 Single Board Computer in the System 310 chassis.

Chapter 4 - Adding the 304 RAM Board
Provides step-by-step instructions for mounting the iSBC 304 RAM Expansion MULTIMODULE™ board on the processor board.

Chapter 5 - Adding the 337 Math Board
Provides step-by-step instructions for mounting the iSBC 337 MULTIMODULE Numeric Data Processor on the processor board. Includes jumper changes to both boards.
Appendix A - Serial and Parallel Connector Pinouts
Describes the signal path between the processor board and the back panel for the parallel and serial I/O cables.

Appendix B - Uploading and Downloading
Provides step-by-step instructions for transferring files between an Intel development system running the ISIS-II operating system and an 86-based System 310 running the iRMX™ 86 operating system.

Appendix C - Operating Specifications
Lists the electrical, mechanical, and environmental requirements of the 86/30 processor board in the System 310.

RELATED PUBLICATIONS

The following manuals contain detailed information about the products discussed in this manual. You can order copies by contacting the Intel Literature Department at the address listed on page ii of this manual.

iSBC 86/14 and iSBC 86/30 Single Board Computer Hardware Reference Manual, Order Number 144044

System 310 Memory Configuration Guide: 86-Based Systems, Order Number 173206

System 310 Memory Configuration Guide: 286-Based Systems, Order Number 173443

System 310 Hardware Integration Guide, Order Number 173203

iSBC 337 MULTIMODULE Numeric Data Processor Hardware Reference Manual, Order Number 142887

iSXM™ 101 XENIX* 86 Extension Module Installation Guide, Order Number 173077

iSXM 951 Terminal Communications Installation Guide for System 310 Microcomputers, Order Number 173074

Guide to Installing and Using the iSBX™ 218A Flexible Diskette Controller Board, Order Number 145911

User's Guide for the iSBC 957B iAPX 86, 88 Interface and Execution Package, Order Number 143979

System 310 Disk Configuration Guide, Order Number 173207

*XENIX is a trademark of Microsoft Corporation.
System 310 Publications Guide, Order Number 173441


For information on running system confidence tests, refer to:

System 300 Series Diagnostic Software User's Guide, Order Number 173477
INTRODUCTION

United States customers may obtain service and repair assistance by contacting the Intel Product Service Center in Phoenix, Arizona. Customers outside the United States should contact their sales source (Intel Sales Office or Authorized Distributor) for service information.

Before calling the Product Service Center you should have the following information:

- The date you received the product.
- The complete part number (including the dash number) of the product. This number is usually silk-screened onto printed circuit boards and stamped on the label of other products.
- The serial number of the product. This is usually silk-screened onto printed circuit boards and stamped on the label of other products.
- Your shipping and billing addresses.
- A purchase order number for billing purposes if your Intel product warranty has expired.
- Extended warranty agreement information, if applicable.

SERVICE AND REPAIR ASSISTANCE

Use the following telephone numbers to contact the Intel Product Service Marketing Administration group:

<table>
<thead>
<tr>
<th>Regional Telephone Numbers</th>
<th>TWX Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Western Region</td>
<td>(602) 869-4951</td>
</tr>
<tr>
<td>Midwestern Region</td>
<td>(602) 869-4392</td>
</tr>
<tr>
<td>Eastern Region</td>
<td>(602) 869-4045</td>
</tr>
<tr>
<td>International</td>
<td>(602) 869-4391</td>
</tr>
</tbody>
</table>

Always contact the Intel Product Service Marketing Administration group before returning a product to Intel for repair. When you make the request you will be given a repair authorization number, shipping instructions, and other information that will help Intel provide you with fast, efficient service.

If you are returning a product because of damage sustained during shipment or if the product is out of warranty, a purchase order is required before Intel can initiate repair.

Use the original factory packaging material in preparing a product for shipment to the repair center. If that material is not available, ensure the product is adequately protected by wrapping it in cushioning material before enclosing it in a heavy-duty corrugated shipping carton. All cartons should be labeled "FRAGILE" to ensure careful handling. If a printed circuit board is being returned, a material such as Air Cap TH-240, manufactured by the Sealed Air Corporation of Hawthorne, New Jersey, should be used to give adequate cushioning.

Address and ship only to the address specified by Intel Product Service Marketing Administration group personnel.
# CONTENTS

## CHAPTER 1
**FEATURES OF THE PROCESSOR BOARD**
- Overview of Processor Board Features ........................................... 1-1
- Clock Rate .................................................................................. 1-3
- Memory on the Processor Board .................................................. 1-3
- Input/Output on the Processor Board .......................................... 1-3
  - Serial Port ............................................................................. 1-3
  - Parallel Port ........................................................................ 1-5
  - iSBX Connectors ..................................................................... 1-5
  - Timers .................................................................................. 1-5
- Adding Features with Expansion Boards ...................................... 1-5
- Adding Memory .......................................................................... 1-5
- Adding Memory Management for XENIX Systems .................... 1-6
- Adding Drive Control ................................................................ 1-6
- Adding Floating-Point Math ....................................................... 1-6

## CHAPTER 2
**COMPONENTS AND JUMPERS ON THE PROCESSOR BOARD**
- Adding Components ..................................................................... 2-1
- Setting the Jumpers for All Configurations ................................ 2-3
- Clock Rate Jumper .................................................................... 2-8
- Interrupt Matrix ........................................................................ 2-9
- PROM Size and PROM Address Jumpers .................................... 2-10
- RAM Size and RAM Address Jumpers ....................................... 2-12
- I/O Port Jumpers ....................................................................... 2-13

## CHAPTER 3
**REMOVING AND INSTALLING THE PROCESSOR BOARD**
- Equipment You Will Need ............................................................ 3-1
- Removing the Processor Board ................................................... 3-1
  - Opening the Chassis .............................................................. 3-1
  - Disconnecting the Cables ....................................................... 3-2
  - Withdrawing the Board from the Cardcage ............................. 3-3
- Installing the Processor Board ..................................................... 3-4
  - Closing the Chassis ............................................................... 3-4

## CHAPTER 4
**ADDING THE 304 RAM BOARD**
- Equipment You Will Need ............................................................ 4-1
- Removing Components and Changing Jumpers ....................... 4-1
- Installing the RAM Board in the Cardcage ............................... 4-3
- Replacing the Components ........................................................ 4-3
CHAPTER 5
ADDING THE 337 MATH BOARD
Installing the Math Board and Setting the
Jumpers .................................................. 5-1

APPENDIX A
SERIAL AND PARALLEL CONNECTOR PINOUTS

APPENDIX B
UPLOADING AND DOWNLOADING
Equipment You Will Need ................................ B-1
Modifying the Parallel I/O Cable ....................... B-2
Configuring the Processor Board ..................... B-3
Running the File Transfer Software ................. B-5
Restoring the System .................................. B-6

APPENDIX C
OPERATING SPECIFICATIONS

INDEX

TABLES

<table>
<thead>
<tr>
<th>TABLE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>I/O Address Assignments .................. 1-4</td>
<td></td>
</tr>
<tr>
<td>2-1</td>
<td>Common and Specific Jumpers .............. 2-6</td>
<td></td>
</tr>
<tr>
<td>2-2</td>
<td>Interrupt Priority Assignments .......... 2-10</td>
<td></td>
</tr>
<tr>
<td>A-1</td>
<td>RS-232 Serial Connector Pinouts .......... A-1</td>
<td></td>
</tr>
<tr>
<td>A-2</td>
<td>Centronics Parallel Connector Pinout ..... A-2</td>
<td></td>
</tr>
</tbody>
</table>

FIGURES

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Cross Section of Three Preconfigured Systems ............................................. 1-2</td>
<td></td>
</tr>
<tr>
<td>2-1</td>
<td>Location of Added Components .......... 2-2</td>
<td></td>
</tr>
<tr>
<td>2-2</td>
<td>Jumpers Common to All Configurations .. 2-4</td>
<td></td>
</tr>
<tr>
<td>2-3</td>
<td>Clock Rate Jumper ....................... 2-8</td>
<td></td>
</tr>
<tr>
<td>2-4</td>
<td>Interrupt Matrix Jumpers ............... 2-9</td>
<td></td>
</tr>
<tr>
<td>FIGURE</td>
<td>TITLE</td>
<td>PAGE</td>
</tr>
<tr>
<td>--------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>2-5</td>
<td>PROM Size and PROM Address Select</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Jumpers</td>
<td>2-11</td>
</tr>
<tr>
<td>2-6</td>
<td>RAM Size and RAM Address Select</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Jumpers</td>
<td>2-12</td>
</tr>
<tr>
<td>2-7</td>
<td>Serial and Parallel Port Jumpers</td>
<td>2-13</td>
</tr>
<tr>
<td>3-1</td>
<td>Installing the Serial and Parallel Port</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Cables</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>Removing the Card Retainers</td>
<td>3-3</td>
</tr>
<tr>
<td>4-1</td>
<td>Installing the 304 RAM Board</td>
<td>4-2</td>
</tr>
<tr>
<td>5-1</td>
<td>Installing the Math Board</td>
<td>5-1</td>
</tr>
<tr>
<td>B-1</td>
<td>Parallel Port Configuration for Uploads</td>
<td></td>
</tr>
<tr>
<td></td>
<td>and Downloads</td>
<td>B-4</td>
</tr>
</tbody>
</table>
CHAPTER 1
FEATURES OF THE PROCESSOR BOARD

This chapter explains how the System 310 uses the iSBC® 86/30 Single Board Computer (the processor board). It outlines the operating features of the board and explains which expansion boards you can add to the processor board. Expansion boards are either MULTIMODULE™ boards, boards with iSBX™ connectors (iSBX boards), or iSXM™ boards.

OVERVIEW OF PROCESSOR BOARD FEATURES

All 86-based System 310's use the iSBC 86/30 Single Board Computer as their processor board. This processor board, in turn, uses an 8086 microprocessor (CPU) to run software and to control communication between boards according to the MULTIBUS® (IEEE 796) interface standard. The major features of this processor board are listed below.

- Selectable clock rate
- Memory:
  - 128K bytes of on-board dual-port RAM (expandable)
  - Firmware for initializing and booting the system and various peripherals; also contains the system confidence test programs and monitor
  - Direct addressing for up to 1 megabyte of memory
- Input/Output:
  - 1 RS-232 serial I/O port for a video display terminal
  - 1 parallel port for a Centronics*-type printer
  - 2 system bus expansion (iSBX) connectors
  - Timers for controlling the time-of-day clock and baud rate
- Support for expansion boards that add:
  - On-board memory
  - Memory management
  - Diskette drive control
  - Floating-point math

Intel preconfigures three versions of the System 310 that use the 86/30 processor boards: 310-1, 310-2, and 310-3. These three configurations contain the expansion boards shown in Figure 1-1. This figure shows a cross section of each card cage with the expansion boards mounted piggyback on either the processor board or the Winchester hard disk controller board.

*Centronics is a trademark of Centronics Data Computer Corporation.
Figure 1-1. Cross Section of Three Preconfigured Systems
CLOCK RATE

You can select one of two clock rates for the central processing unit (CPU) on the 86/30 processor Board Computer: either 5 or 8 MHz. The factory ships the 86-based System 310's with 5 MHz selected. This is to meet the requirements of the 8087 math coprocessor included in Systems 310-2 and 310-3. This coprocessor is found on several System 310-compatible boards such as the 337 math MULTIMODULE board and the i5XM 101 memory management board. You can select 8 MHz by changing the jumper setting listed in Chapter 2.

MEMORY ON THE PROCESSOR BOARD

The System 310 requires RAM at 00000H for the bootstrap loading program and the status/error register (containing the parity error flag). The factory sets up systems so that the processor board's memory is always located from 00000H through 1FFFFH.

Besides the on-board RAM, the processor board contains system firmware in PROMs. This firmware is located from P8000H through FFFFFH. The PROMs contain the ISDM 86 debug monitor program, the system confidence test programs (SCTs), and the bootstrap program for loading the operating system and booting the drives.

Intel produces two sets of PROMs for the System 310. One set boots the 5¼-inch flexible diskette drive found in the System 310-1. The other set boots both the 5¼-inch flexible diskette drive and the 5¼-inch Winchester hard disk drive found in the Systems 310-2 and 310-3. You will need a replacement set of PROMs if you change your system to or from the System 310-1 configuration.

INPUT/OUTPUT ON THE PROCESSOR BOARD

The processor board communicates with a number of peripherals and expansion boards. To do this, it provides a serial port, a parallel port, and two ISBX connectors. Table 1-1 lists the I/O port address assignments for these connectors. You may need these addresses when writing software routines such as drivers.

Serial Port

System 310 firmware, using the 8251A PCI (Programmable Communications Interface), determines the serial port operating characteristics such as baud rate and protocol. The 86-based preconfigured systems provide one RS-232 serial port for peripherals and presets its data transfer rate at 9600 baud.

Many customers use the serial port for a video display terminal and keyboard. Because many serial terminals use the RS-232 protocol, the factory connects two signal lines on the System 310's processor board, Clear To Send (CTS) and Request To Send (RTS), to provide the most common configuration for RS-232 video display terminals.
Refer to Chapter 2 in this manual for jumper information if your peripheral uses different signals. Appendix A lists the pinout for the serial port connector on the System 310 back panel.

Table 1-1. I/O Address Assignments

<table>
<thead>
<tr>
<th>Address</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>008(even)*H</td>
<td>MCSO(^1) for iSBX connector J4(^\dagger). Low byte of a 16-bit transfer.</td>
</tr>
<tr>
<td>008(odd)H</td>
<td>MCS1 for iSBX connector J4. High byte of a 16-bit transfer.</td>
</tr>
<tr>
<td>009(even)H</td>
<td>MCS1 for iSBX connector J4. 8-bit transfers.</td>
</tr>
<tr>
<td>009(odd)H</td>
<td>Not used.</td>
</tr>
<tr>
<td>00A(even)H</td>
<td>MCSO for iSBX connector J3. Low byte of a 16-bit transfer.</td>
</tr>
<tr>
<td>00A(odd)H</td>
<td>MCS1 for iSBX connector J3. High byte of a 16-bit transfer.</td>
</tr>
<tr>
<td>00B(even)H</td>
<td>MCS1 for iSBX connector J3. 8-bit transfers.</td>
</tr>
<tr>
<td>00B(odd)H</td>
<td>Not used.</td>
</tr>
<tr>
<td>00C0 or 00C4H</td>
<td>Reads: Status and Polls the 8259A PIC(^2).</td>
</tr>
<tr>
<td></td>
<td>Writes: ICWL(^3), OCW2(^4), and OCW3 of the 8259A.</td>
</tr>
<tr>
<td>00C2 or 00C6H</td>
<td>Reads: OCW1 for the 8259A.</td>
</tr>
<tr>
<td></td>
<td>Writes: ICW2, ICW3, ICW4, and OCW1 of the 8259A.</td>
</tr>
<tr>
<td>00C8H</td>
<td>Port A of the 8255A PPI(^5).</td>
</tr>
<tr>
<td>00CAH</td>
<td>Port B of the 8255A.</td>
</tr>
<tr>
<td>00CCH</td>
<td>Port C of the 8255A.</td>
</tr>
<tr>
<td>00CEH</td>
<td>Control Word for the 8255A.</td>
</tr>
<tr>
<td>00D0H</td>
<td>Counter 0 of the 8253 PIT(^6).</td>
</tr>
<tr>
<td>00D2H</td>
<td>Counter 1 of the 8253.</td>
</tr>
<tr>
<td>00D4H</td>
<td>Counter 2 of the 8253.</td>
</tr>
<tr>
<td>00D6H</td>
<td>Control Word for the 8253.</td>
</tr>
<tr>
<td>00D8 or 00DCH</td>
<td>Data Word for the 8251A PCI(^7).</td>
</tr>
<tr>
<td>00DA or 00DEH</td>
<td>Command/Mode Status Word for the 8251A.</td>
</tr>
<tr>
<td></td>
<td>Reads: Status.</td>
</tr>
<tr>
<td></td>
<td>Writes: Mode and command.</td>
</tr>
</tbody>
</table>

\(^1\)MCSO and MCS1 are MULTIMODULE Chip Selects 0 and 1.
\(^2\)Programmable Interrupt Controller (PIC)
\(^3\)ICW stands for Initialize Command Word.
\(^4\)OCW stands for Operational Command Word.
\(^5\)Programmable Parallel Interface (PPI)
\(^6\)Programmable Interval Timer (PIT)
\(^7\)Programmable Communications Interface (PCI)

*The words (even) and (odd) represent an even- and odd-numbered hex digit.
\(^\dagger\)J4 and J3 are iSBX connectors on the processor board.
Parallel Port

The System 310 firmware also controls the parallel port using the 8255A PPI (Programmable Peripheral Interface). Parallel ports are preconfigured with a Centronics-type printer interface. This interface consists of several jumpers and the printer scrambler board mounted on the inside of the back panel. Refer to Chapter 2 in this manual when you need to change the parallel port protocol, and Appendix A for the pinout of the parallel connector on the System 310 back panel.

In addition, you can use the parallel port to transfer files between Intel development systems and the System 310. Refer to Appendix B, Uploading and Downloading, for operating instructions and a list of the necessary equipment and jumper changes.

iSBX™ Connectors

You can install iSBX expansion boards by plugging them into iSBX connectors (J3 and J4 on the 86/30 processor board) and changing the appropriate jumpers. For example, the iSBX 218A Flexible Diskette Controller plugs into J4 in the System 310-1. In fact, you can install iSBX boards into any host board containing iSBX connectors. Table 1-1 lists the connector names and functions on the processor board, and their corresponding port addresses so your software can communicate to the expansion boards.

Timers

The processor board provides an 8253 PIT (Peripheral Interface Timer). The iRMX™ 86 and XENIX* 86 operating systems use the timer for the time-of-day clock and baud rate generation. The manuals for these software products describe the ways you can use timers.

ADDITIONAL FEATURES WITH EXPANSION BOARDS

This section describes the expansion boards and the way they enhance the processor board. Expansion boards are either MULTIMODULE boards, iSXM boards, or iSBX boards. Refer back to Figure 1-1 for a diagram of each System 310 configuration and the expansion boards it uses.

ADDING MEMORY

The System 310-2 includes the iSBC 304 RAM Expansion MULTIMODULE Board for users who need more memory than the System 310-1 provides. Since the RAM board attaches to the processor board, over the existing RAM area, it does not consume an extra card slot in the chassis.

*XENIX is a trademark of Microsoft Corporation.
If you have a System 310-1 and want to upgrade memory to the size found in the 310-2, you can add this MULTIMODULE board yourself. Chapter 4 explains how to change jumper settings so no gaps occur in the address space between the processor and the expansion board. Chapter 4 also explains how to install the 304 board on the processor board.

Unlike the Systems 310-1 and 310-2, System 310-3 memory is constructed differently. It contains the ISBC 012B memory board instead of the 304 RAM MULTIMODULE board. Again, you can add the 012B memory board yourself. For more information about memory, refer to the System 310 Memory Configuration Guide: 86-Based Systems.

**ADDING MEMORY MANAGEMENT FOR XENIX* SYSTEMS**

The XENIX operating system needs memory management. While the preconfigured System 310's do not supply memory management boards, there are two System 310-compatible boards you can add: the ISXM 101 XENIX 86 Extension Module and the ISBC 309 Memory Management Board.

Both boards provide memory management and space for the 8087 math coprocessor. Each board attaches directly to the 86/30 processor board. For installation and jumpering information, refer to the reference manuals for these products (listed in the Preface).

**ADDING DRIVE CONTROL**

All preconfigured versions of the System 310 include a 5½-inch, 318K-byte flexible diskette drive. The controller for this drive, the ISBX 218A Flexible Diskette Controller, is a MULTIMODULE board that fastens onto either the processor board (as in the 310-1) or onto the ISBC 215 Generic Winchester Disk Controller (as in the 310-2 and 310-3).

Refer to the System 310 Disk Configuration Guide for configuration and installation instructions.

**ADDING FLOATING-POINT MATH**

The System 310 performs floating-point math with the 8087 math coprocessor. Systems 310-2 and 310-3 include the ISBC 337 MULTIMODULE Numeric Data Processor (the math board) for this purpose. When jumpering and installing the 337 math board, refer to the instructions in Chapter 5 of this manual.

* XENIX is a trademark of Microsoft Corporation.
If your System 310 uses the XENIX 86 operating system, you can install the 8087 coprocessor in the socket provided for that purpose on either of the memory management boards you are using. These boards were discussed earlier in the memory management section of this chapter. XENIX systems add floating-point math this way because a memory management board and a 337 math board will not fit on the processor board at the same time.
This chapter explains the differences between the components and jumpers on the standard (off-the-shelf) 86/30 processor board and the components and jumpers on the 86/30 processor board used in the System 310.

First, this chapter presents a drawing of the installation sites where components are added to System 310 processor boards. Then it presents a similar drawing showing location of the jumpers installed on all processor boards. The drawing is followed by a table listing the jumper numbers and a brief description of their functions.

The rest of the chapter explains effect these jumper changes have on the operation of the processor board. Later chapters discuss the component and jumper changes required when adding the 304 and 337 expansion boards.

**ADDITION COMPONENTS**

Intel adds several components to the 86/30 processor board so it will work in the 86-based System 310's. The placement of these components is shown in Figure 2-1.

- 3 1K-ohm resistor packs in locations U18, U20, and U21
- 1 line driver (7438) in location U19
- 4 PROMs containing system firmware in locations U39, U40, U57, and U58
- 1 decode PROM in location U66
- 1 8203 dynamic RAM controller in location U72
- 2 74LS373 octal D-type latches in locations U73 and U95

The first two items in the list, the resistors and line driver, help configure the parallel I/O port. The next five components are PROMs containing specific programs and addresses for booting, initializing, and operating the disk drives, and for decoding the addresses of expansion memory. The last two items, the dynamic RAM controller and the latches, are removed and reinstalled on the 304 RAM board in the System 310-2 (described in Chapter 4).

When altering a preconfigured system, be sure that you install the correct PROMs for your new configuration along with required components from the list above. You will need new PROMs in four cases:

1. When you attach the 218A diskette controller to the processor board, install the four PROMs labeled 172879. The System 310-1 is preconfigured with these PROMs. If you do not change PROMs, the software in your flexible diskette drive will not be automatically booted and the SCT will fail.
Components and Jumpers

Parallel Port

ISBX "218A
Flexible Diskette Controller (optional)

Line Driver and Resistor Packs

Serial Port

System 310 Firmware*

Pin 1 Symbol

Decode PROM

ISBC * 304 RAM Expansion Multimodule™ Installation Site

Math Board or Memory Management Board Installation Site

*NOTE: Use either PROM set marked 172878-00x or 172879-00x in these locations as directed in text.

Figure 2-1. Location of Added Components
2. When you attach the 218A diskette controller to the 215G Winchester hard disk controller, whether or not you are using a Winchester drive in your system, install the four PROMs labeled 172878. Preconfigured Systems 310-2 and 310-3 use these PROMs.

3. When you add a 304 RAM MULTIMODULE board, install the decode PROM labeled 144109-001 in U66, shown in Figure 2-1. System 310-2 is preconfigured with this PROM.

4. When you remove a 304 RAM MULTIMODULE board from the processor board, install the decode PROM labeled 144108-001 in U66. Preconfigured Systems 310-1 and 310-3 use this PROM.

**SETTING THE JUMPERS FOR ALL CONFIGURATIONS**

In addition to the component changes mentioned in the last section, there are several jumper changes necessary before you can use an off-the-shelf version of the 86/30 processor board in the System 310. These changes fall into two categories: 1) those that are made to all 86/30 processor boards (jumpers common to most boards), and 2) those that are required only when a specific expansion board is used.

Figure 2-2 shows the location of all the connected jumpers in category 1. There is one exception. The RAM size and RAM address jumper settings for the System 310-2 are different. Table 2-1 and the section on changing jumpers in Chapter 4 list these differences.

Table 2-1 lists both the jumpers shown in Figure 2-2 and the board-specific jumpers (category 2). Both kinds of jumper information are merged into a numerically ordered list for easy reference. Any jumper not listed in the table is not connected. Refer to the *ISBC 86/14 and ISBC 86/30 Single Board Computer Hardware Reference Manual* for a complete listing of all the jumpers on the processor board and their functions.

The three columns in Table 2-1 provide the location number of each jumper, the purpose of each jumper, and the system where each jumper is found. The "Jumper Connection" column lists the numbers identifying which pads or stake pins on the processor board are connected. An asterisk (*) following a number indicates that the connection is the default setting for off-the-shelf 86/30 processor boards. The "Purpose" column briefly states the function of each connection. If the connection is specific to an expansion board, it is also listed in the "Purpose" column. Entries in the "System 310 Configuration" column indicate which preconfigured system has that jumper connected.

The sections following the table talk about each of the System 310-specific jumpers in turn. Each section shows a blowup of the outlined jumper areas in Figure 2-2 along with an explanation of the purpose of each connection. Reading through these sections can help you decide if a jumper change is necessary and can help you understand more about your system.
Figure 2-2. Jumpers Common to All Configurations
Table 2-1. Common and Specific Jumpers

<table>
<thead>
<tr>
<th>Jumper Connection</th>
<th>Purpose</th>
<th>System 310 Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>*2-3 1</td>
<td>Connects 8284A to 8MHZ</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*5-9</td>
<td>Wait state</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*13-14</td>
<td>Wait state</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*15-16</td>
<td>Test</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*17-18</td>
<td>Test</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*22-23</td>
<td>Enables OVERRIDE/signal for locking the dual-port RAM</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>26-32</td>
<td>Allows NMI from status register to control NMI input to the 8086</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*28-32</td>
<td>Continually enables the GATE input for Timer 0</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*30-31</td>
<td>Continually enables the GATE input for Timer 1</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*33-34</td>
<td>Selects bus vectored interrupts</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*36-37</td>
<td>Selects 5MHz clock rate for the 8086 CPU</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*38-39</td>
<td>Enables the failsafe timeout to the 8259A</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*40-41</td>
<td>Not user configurable</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*42-43</td>
<td>Disables latch and edge interrupts</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*44-53</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*45-54</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*46-55</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*47-56</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*48-57</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*49-58</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*50-59</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*52-61</td>
<td>Puts port A buffer of the 8255A in output mode</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>60-63</td>
<td>PA INTR signal from the parallel port</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>76-77</td>
<td>Allows serial port signal RTS to generate CTS</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*84-85</td>
<td>Test</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*88-89</td>
<td>PROM address selectors for range F8000H through FFFFFFFH</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*90-91</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*92-93</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*94-95</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>96-97</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>96-102</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>112-113</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*114-115</td>
<td>Connects +5V to battery backup</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*118-119</td>
<td>Indicates 128K of on-board RAM</td>
<td>-1,-3</td>
</tr>
<tr>
<td>118,119, 120</td>
<td>Indicates 256K of on-board RAM (used with 304 board)</td>
<td>-2</td>
</tr>
<tr>
<td>Jumper Connection</td>
<td>Purpose</td>
<td>System 310 Configuration</td>
</tr>
<tr>
<td>-------------------</td>
<td>---------</td>
<td>--------------------------</td>
</tr>
<tr>
<td>123-124</td>
<td>Indicates 64K PROMs are used</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>127-154</td>
<td>Connects OR5 to IR7</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>128-155</td>
<td>Connects OR INTR2 to IR6</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>130-134</td>
<td>Connects OR INTR1 to IR7</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>131-142</td>
<td>Connects OR2 and OR3</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>132-157</td>
<td>Connects PA INTR to IR4</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>136-159</td>
<td>Connects IR3 to INT3</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>138-139</td>
<td>Connects OR0 and OR4</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>139-145</td>
<td>Connects NMI to OR0</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>140-153</td>
<td>Connects RxDTY to interrupt matrix</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>142-144</td>
<td>Connects OR3 to ground</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*144-145</td>
<td>Disables NMI to the 8086</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*147-158</td>
<td>Connects Timer INTO to IR2</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>149-164</td>
<td>Connects INT1 (front panel) to IR1</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*151-152</td>
<td>Connects INT5 from bus to IR5</td>
<td>-2,-3</td>
</tr>
<tr>
<td>152-169</td>
<td>Redirects INT5 to iSBX connector J4 (use when the 218A is installed on the 86/30 processor board)</td>
<td>-1</td>
</tr>
<tr>
<td>165-166</td>
<td>Connects 8087 to INTO</td>
<td>-2,-3</td>
</tr>
<tr>
<td>*175-176</td>
<td>Selects 1.23MHz for counter 0</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*178-179</td>
<td>Selects 1.23MHz for counter 2</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*184-185</td>
<td>Selects 156.3KHz for counter 1</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*189-193</td>
<td>Connects DTR to DSR, 8251A</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*190-194</td>
<td>Selects TxC (counter 2), 8251A</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*191-195</td>
<td>Selects RxC (counter 2), 8251A</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*202-203</td>
<td>Bus arbitration</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*205-207</td>
<td>Provides BCLK/ to bus</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*208-209</td>
<td>Provides CCLK/ to bus</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*213-214</td>
<td>Connects CBRQ/ to bus</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>232-233</td>
<td>Selects ending RAM address 1FFFFFH</td>
<td>-1, -3</td>
</tr>
<tr>
<td>*254-255</td>
<td>Not user configurable</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*258-259</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*261-262</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*263-264</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*266-268</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*267-269</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*270-272</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*275-276</td>
<td>&quot;</td>
<td>-1,-2,-3</td>
</tr>
<tr>
<td>*277-278</td>
<td>Connects +5 volts to the battery backup circuit</td>
<td>-1,-2,-3</td>
</tr>
</tbody>
</table>

*Indicates the default jumper setting for off-the-shelf processor boards.
1All jumper numbers are preceded with an E in the schematics.
CLOCK RATE JUMPER

Connecting jumper locations 36 to 37, as shown in Figure 2-3, selects a 5 MHz clock rate for the 8086 CPU. You must run the CPU at 5 MHz when using an 8087 math coprocessor in the system. For example, since the 8087 coprocessor is part of the the 337 math board, you must chose the 5 MHz clock rate when using this board. Removing the connection between 36 and 37 selects 8 MHz.

Figure 2-3. Clock Rate Jumper
INTERRUPT MATRIX

The block shown between J3 and J4 in Figure 2-4 is a matrix of stake pins called the interrupt matrix. Connections between these pins determine which board functions, such as resetting the system, are connected to the interrupt structure of the CPU. Figure 2-4 shows four connections: 127 to 140, 144 to 145, 147 to 158, and 151 to 152. These connections disable the nonmaskable interrupt (NMI) and route interrupts to the MULTIBUS interface, as listed in Table 2-1.
While there are eight interrupts defined by the MULTIBUS interface, the processor board uses seven interrupt levels for its operation leaving, effectively, only one available. The processor board saves INT3 for you to use. You might use INT3, for example, with terminal controller boards like the iSBC 544 Intelligent Communications Controller.

Table 2-2 lists the devices that can interrupt the system and each interrupt's priority level. So you will not be confused, notice that INT3 is also called IR3 on processor board schematics and in other hardware reference literature, and is shown this way in Table 2-2. Refer to the iSBC 86/14 and iSBC 86/30 Hardware Reference Manual, listed in the Preface, for more information about interrupts and what they do.

<table>
<thead>
<tr>
<th>Device Level</th>
<th>Description</th>
<th>Priority</th>
</tr>
</thead>
<tbody>
<tr>
<td>8086 NMI</td>
<td>309 memory manager interrupt</td>
<td>Highest</td>
</tr>
<tr>
<td>8259A IR0</td>
<td>Floating-point exception</td>
<td>.</td>
</tr>
<tr>
<td>&quot; IR1</td>
<td>Control panel interrupt</td>
<td>.</td>
</tr>
<tr>
<td>&quot; IR2</td>
<td>On-board timer</td>
<td>.</td>
</tr>
<tr>
<td>&quot; IR3</td>
<td>Available</td>
<td>.</td>
</tr>
<tr>
<td>&quot; IR4</td>
<td>Line printer</td>
<td>.</td>
</tr>
<tr>
<td>&quot; IR5</td>
<td>Disk interrupt</td>
<td>.</td>
</tr>
<tr>
<td>&quot; IR6</td>
<td>Serial I/O receive</td>
<td>.</td>
</tr>
<tr>
<td>&quot; IR7</td>
<td>Serial I/O transmit</td>
<td>Lowest</td>
</tr>
</tbody>
</table>

PROM SIZE AND PROM ADDRESS JUMPERS

The System 310 uses four 64K PROMs containing the system firmware. You have one of two sets of PROMs in your system depending on the location of the 218A controller board, as explained earlier in Chapter 1. Figure 2-1 shows the location of these PROMs.

Regardless of which set of PROMs you use, the capacity (size) and location of the PROMs are the same. Two sets of jumpers, shown in Figure 2-5, specify these PROMs to the processor board. The first set of connections, 123 to 124, tells the processor board you are using 64K PROMs. Figure 2-5 shows them on the left side of the processor board. On the right side, the second set of connections (96 to 97, 96 to 102, and 112 to 113) tells the processor board that the PROMs start at address F8000H and end at address FFFFFH.
PROM ADDRESS JUMPERS
(Selecting F8000H to FFFFFH)

PROM SIZE SELECT JUMPERS
(Selecting 64K Devices)

Figure 2-5. PROM Size and PROM Address Select Jumpers
RAM SIZE AND RAM ADDRESS JUMPERS

There are 128K bytes of dual-port RAM on the processor board. The same dual-port RAM space can be accessed with two different addresses, one originating from the processor board and one originating from the bus. The processor board finds this RAM at 00000H as determined by the system firmware residing in its PROMs. You access the dual-port RAM from the MULTIBUS interface.

To access dual-port RAM, you must describe its size and location to the processor board with three jumper connections, shown in Figure 2-6. The factory sets them for you in the preconfigured systems. For example, in the System 310-1 and System 310-3, the jumpers are set as follows:

The first connection, 118 to 119, tells the processor that there are 128K bytes of RAM on the board. The second connection, actually

---

RAM SIZE SELECT JUMPERS
SELECTING 128K BYTES OF ON-BOARD RAM
(Connecting All Three Selects 256K Bytes)

ENDING ADDRESS
1FFFFH
(Remove to Select 3FFFFH)

STARTING ADDRESS
00000H
(No Jumpers)

Figure 2-6. RAM Size and RAM Address Select Jumpers
the absence of a connection between 219 and 225, selects starting address 00000H. The third connection, 232 to 233, selects ending address 1FFFFH.

If you add a 304 RAM MULTIMODULE board to your system, you must make the same two jumper changes that the factory makes to the processor board. First, select a new, higher ending address, 3FFFFH, by simply removing the connection between 232 and 233. Next, select a new, larger size, 256K bytes, by adding a connection from 119 to 120, thus connecting all three size selection jumper posts (118, 119, and 120).

For more information about dual-port RAM addressing, refer to the isBC 86/14 and isBC 86/30 Single Board Computer Hardware Reference Manual listed in the Preface. Also, Chapter 4 in this manual contains specific installation instructions for the 304 RAM board.

I/O PORT JUMPERS

The processor board provides two I/O ports for the System 310: an RS-232 serial port and a Centronics-type parallel port. Figure 2-7 shows the serial and parallel port jumpers.

* Centronics is a trademark of Centronics Data Computer Corporation.

Figure 2-7. Serial and Parallel Port Jumpers
Components and Jumpers

The serial port jumper, connecting 76 and 77, wires the CTS (clear to send) and RTS (request to send) signals together so that the System 310 accepts all standard RS-232-compatible terminals. This connection allows RTS to generate CTS.

The nine parallel port jumpers, also shown in Figure 2-7, provide a Centronics-type printer interface by connecting:

44 to 53
45 to 54
46 to 55
47 to 56
48 to 57
49 to 58
50 to 59
52 to 61
60 to 63
This chapter provides step-by-step instructions for removing and installing the processor board in the System 310 chassis. Once the processor board is removed, you can make modifications to it (such as adding or removing a MULTIMODULE board) before installing it again in the System 310. It takes 20 to 30 minutes to perform the instructions in this chapter.

WARNING

Unless you are a qualified service technician, do not attempt to service any parts in this system because of the risk of electrical shock. Only the boards and jumpers that can be reached by removing the back panel can be safely handled by users.

EQUIPMENT YOU WILL NEED

Phillips head screwdriver for #6 and #8 Phillips screws.

REMOVING THE PROCESSOR BOARD

The next three headings describe the major steps for removing the processor board from the System 310 chassis. Quite simply, you must open the chassis, disconnect the cables, and remove the board.

WARNING

To guard against a risk of fire, always disconnect the power cord before removing the chassis back panel.

OPENING THE CHASSIS

1. Turn off the power, then remove the AC power cord from the back of the System 310 chassis.

2. Turn the chassis so that the back panel faces you.

3. Remove the four Phillips screws holding the back panel. Save these screws and remember where they came from so you can reinsert them later.
4. Tilt the top of the back panel toward you and lift it out of the track at the bottom of the chassis. Be careful not to pull the back panel toward you so far that you disconnect the cables prematurely.

**DISCONNECTING THE CABLES**

Figure 3-1 shows the chassis with the back panel ajar and identifies the cables plugged into the processor board. The smaller one on the left is the serial port cable, and the larger one on the right is the parallel port cable. To remove the processor board, you must disconnect these cables as described in the next three steps.

1. With one hand, raise the back panel until you can reach under it, into the cardcage. In the bottom card slot, you will see the 86/30 processor board with two cables plugged into it.

2. With your other hand, disconnect these two cables. This frees the bottom of the back panel from the processor board. All other cables remain connected.

---

**Figure 3-1. Installing the Serial and Parallel Port Cables**

---

3-2
3. Lay the back panel on top of the chassis by flipping it over, connector side down. This keeps the back panel and any cables attached to it out of the way while you work inside the cardcage. Alternatively, you can remove all the cables and set the back panel aside. Be sure to mark or remember where the disconnected cables go so you can replace them.

Withdrawing the Board from the Cardcage

The next two steps describe how to remove the board from the edge connector at the back of the cardcage.

1. Loosen the screws that hold the two card retainers, shown in Figure 3-2. Lift each retainer up until it is free of the mounting screw and remove it. Save the retainers. These retainers prevent the cards from vibrating loose from the backplane during operation and transportation.

---

Figure 3-2. Removing the Card Retainers
2. Find the processor board in the bottom slot (slot 1) of the cardcage. Use the two card ejectors as a lever to disconnect it from the backplane. When the board "pops" out, pull it free.

INSTALLING THE PROCESSOR BOARD

The four steps in this section explain how to install the processor board in the System 310 chassis.

1. Remove the back panel by following the steps listed earlier in this chapter in the section called "Opening the Chassis."

2. Once you have exposed the cardcage, insert the processor board in the bottom slot of the cardcage (slot 1). Be sure that the card edge connector of the processor board slides in first and that the component side is up. Push the processor board into the cardcage until it touches the edge connector.

NOTE

This recommended board placement conserves card slots although, with proper bus priority jumper settings, the board works in any position. The wider first and seventh slots in the cardcage are designed to accommodate cards with MULTIMODULE boards attached. For more information about board placement and priority, refer to the System 310 Hardware Integration Guide.

3. To seat the board firmly in the edge connector, place your thumbs on the flat part of the card ejectors, pushing firmly until the card stops. You may need to flex the middle of the board slightly, compensating for any warps, to get the board to seat properly.

4. Test the connection by gently trying to pull the board out again. If you feel resistance, the board is securely seated. Another test: when the board is properly seated, the card ejectors rest flat against the cardcage. If the board slides forward, or if the card ejectors are not flush against the cardcage, repeat step 3 above until these tests are met.

CLOSING THE CHASSIS

The seven steps in this section describe how to replace the back panel on the chassis. Essentially, it is the reverse of the removal process presented earlier in this chapter.

1. Install the card retainers.

2. Connect the serial and parallel cables. Although these ribbon cables are both marked P1, you can readily tell them apart by
the number of conductors they contain. The parallel cable has 34 conductors and the serial cable has 25 conductors.

Plug the P1 connector on the parallel cable into the port marked J1 on the processor board; likewise, plug the P1 connector on the serial cable into J2 on the processor board. To correctly align the cables, be sure the P1 labels are upright. J1 and J2 are silkscreened onto the processor board. Figure 3-1 shows this placement.

3. Connect any other loose cables. Refer to the individual System 310 manuals listed in the Preface for details on cable routing.

4. Insert the bottom of the back panel into the track at the bottom of the chassis.

5. Carefully push the excess cable into the space between the processor board and the back panel until the back panel fits flat against the chassis.

6. Align the screw holes in the back panel with the screw holes in the chassis, being sure not to pinch any cables, and replace the four screws you removed earlier.

7. Install the AC plug and turn the system on to run the system confidence tests (SCTs).
Intel adds more memory to the System 310-2 by combining an iSBC 304 RAM Expansion MULTIMODULE Board with the processor board. This RAM board expands the 128K bytes of memory already on the processor board to 256K bytes. Memory is expanded differently in other System 310 configurations. For more information, refer to the System 310 Memory Configuration Guide: 86-Based Systems.

This three-part chapter describes how to fasten the RAM MULTIMODULE board onto the iSBC 86/30 Single Board Computer. The first part tells you how to remove components from the processor board and how to change jumpers. The second part explains how to install the RAM board in the resulting empty sockets. The third part explains how to replace components on the RAM board.

EQUIPMENT YOU WILL NEED

Flat-blade screwdriver for #6 screws
New decode PROM labeled 144109-001
Wire-wrap gun and 2 inches of 30-gauge Kynar wire

REMOVING COMPONENTS AND CHANGING JUMPERS

1. Remove the processor board from the System 310 cardcage by following the instructions in Chapter 3.

2. Set the processor board down on a static-free surface, component side up, and remove and save the following components.

   ● 8203 in U72
   ● 74LS373 in U73
   ● 74LS373 in U95
   ● Decode PROM in U66 labeled 144108-001

   Figure 4-1 shows the locations of these components and the jumpers described next.

3. Remove the jumper connecting 232 and 233 to change the ending address of memory on the processor board from $1FFFFH to $3FFFFH.

4. To tell the processor board there are now 256K bytes of RAM instead of 128K, remove the jumper connecting 118 and 119, and wire wrap 118, 119, and 120 together.
Figure 4-1. Installing the 304 RAM Board
INSTALLING THE RAM BOARD IN THE CARD CAGE

1. To connect the RAM board to the processor board, align the connector pins on the underside of the RAM board with socket U72 on the processor board, as shown in Figure 4-1. Be sure that pin 1 of the socket aligns with pin 1 of the connector.

2. When the pins are aligned, push down on the RAM board at U1 to seat the MULTIMODULE board in the socket on the processor board. Verify that no pins are bent.

3. Line up any pair of mounting holes, shown by the dashed lines in Figure 4-1. Insert a nylon spacer between these two holes.

4. From the solder side of the processor board, insert a screw all the way through the processor board, the spacer, and the RAM board. Attach the nut, tightening it with your fingers.

5. Finish installing the RAM board to the processor board by adding the other two screws, spacers, and nuts. (Repeat steps 3 and 4.)

6. Tighten all three screws with a screwdriver.

CAUTION

Overtightening the screws could damage the screws or the circuit board.

REPLACING THE COMPONENTS

1. Insert the 8302 component in U1 of the RAM board after aligning pin 1 of the 8203 with pin 1 of the socket, as shown in Figure 4-1.

2. After aligning pin 1's, insert the two components labeled 74LS373 in locations U2 and U11 on the RAM board.

3. After aligning pin 1's, insert the new decode PROM, labeled 144109-001, in U66 on the processor board. Save the removed PROM. Should you ever remove the 304 board, you will need to exchange PROMs.

The processor board can now be installed in the chassis, as described in Chapter 3.
Intel adds floating-point math to both the System 310-2 and 310-3 by attaching the iSBC 337 MULTIMODULE Numeric Data Processor to the processor board. This MULTIMODULE board contains an 8087 math coprocessor and the 8086 CPU from the processor board.

INSTALLING THE MATH BOARD AND SETTING THE JUMPERS

The next five steps explain how to install the floating-point math board and set the jumpers. Figure 5-1 shows this installation and jumpering sequence.

Figure 5-1. Installing the Math Board
1. Remove the processor board from the System 310 cardcage according to the instructions in Chapter 3.

2. Remove the 8086 CPU from U48 on the processor board. Save the CPU.

3. After aligning pin 1 of the connector on the solder side of the math board with pin 1 of U48, install the math board in the empty socket, as shown in Figure 5-1.

4. Align pin 1 of the CPU chip with pin 1 of the empty socket on the math board and install the CPU.

5. On the processor board, add a jumper between locations 165 and 166 in the interrupt matrix, as shown in Figure 5-1. This jumper connects the math board to the interrupt 0 level of the PIC (programmable interrupt controller--8259A).

The processor board can now be installed in the System 310 chassis according to the instructions in Chapter 3.
The two tables in this appendix, Tables A-1 and A-2, list the RS-232 serial and Centronics-type parallel connector pinouts, respectively. The pin number, described in the first column of both tables, refers to the 86/30 processor board's edge connector. The serial connector is labeled J2 and the parallel connector is labeled J1 on the board. The connector pin number columns describe the pin number of each cable as read from the outside of the back panel. These, then, are the signals your I/O cable plugs directly into. The description columns provide the names of the signals found in the schematics for the 86/30 processor board in the *iSBC 86/14 and iSBC 86/30 Single Board Computer Hardware Reference Manual*. Chapter 3 explains how to connect the cables.

Table A-1. RS-232 Serial Connector Pinouts

<table>
<thead>
<tr>
<th>86/30 Board Pin Number</th>
<th>RS-232 Connector Pin Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>14</td>
<td>No connection</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>Ground</td>
</tr>
<tr>
<td>3</td>
<td>15</td>
<td>No connection</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>Transmit Data</td>
</tr>
<tr>
<td>5</td>
<td>16</td>
<td>Secondary Receive</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>Receive Data</td>
</tr>
<tr>
<td>7</td>
<td>17</td>
<td>External Clock</td>
</tr>
<tr>
<td>8</td>
<td>4</td>
<td>Request To Send</td>
</tr>
<tr>
<td>9</td>
<td>18</td>
<td>No connection</td>
</tr>
<tr>
<td>10</td>
<td>5</td>
<td>Clear To Send</td>
</tr>
<tr>
<td>11</td>
<td>19</td>
<td>No connection</td>
</tr>
<tr>
<td>12</td>
<td>6</td>
<td>Data Set Ready</td>
</tr>
<tr>
<td>13</td>
<td>20</td>
<td>Data Terminal Ready</td>
</tr>
<tr>
<td>14</td>
<td>7</td>
<td>Ground</td>
</tr>
<tr>
<td>15</td>
<td>21</td>
<td>No connection</td>
</tr>
<tr>
<td>16</td>
<td>8</td>
<td>No connection</td>
</tr>
<tr>
<td>17</td>
<td>22</td>
<td>No connection</td>
</tr>
<tr>
<td>18</td>
<td>9</td>
<td>No connection</td>
</tr>
<tr>
<td>19</td>
<td>23</td>
<td>-12 VDC</td>
</tr>
<tr>
<td>20</td>
<td>10</td>
<td>No connection</td>
</tr>
<tr>
<td>21</td>
<td>24</td>
<td>Data Terminal</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Equipment Clock</td>
</tr>
<tr>
<td>22</td>
<td>11</td>
<td>+12 VDC</td>
</tr>
<tr>
<td>23</td>
<td>25</td>
<td>+5 VDC</td>
</tr>
<tr>
<td>24</td>
<td>12</td>
<td>No connection</td>
</tr>
<tr>
<td>25</td>
<td>No connection</td>
<td>Ground</td>
</tr>
<tr>
<td>26</td>
<td>13</td>
<td>Secondary CTS</td>
</tr>
</tbody>
</table>
Table A-2. Centronics Parallel Connector Pinout

<table>
<thead>
<tr>
<th>86/30 Board Pin Number</th>
<th>Parallel Connector Pin Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>2</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>3</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>4</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>5</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>6</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>7</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>8</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>9</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>10</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>11</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>12</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>13</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>14</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>15</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>16</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>17</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>18</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>19</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>20</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>21</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>22</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>23</td>
<td>19</td>
<td>Ground</td>
</tr>
<tr>
<td>24</td>
<td>1</td>
<td>STB</td>
</tr>
<tr>
<td>25</td>
<td>29</td>
<td>Ground</td>
</tr>
<tr>
<td>26</td>
<td>13</td>
<td>RDY</td>
</tr>
<tr>
<td>27</td>
<td>29</td>
<td>Ground</td>
</tr>
<tr>
<td>28</td>
<td>12</td>
<td>RDY/</td>
</tr>
<tr>
<td>29</td>
<td>28</td>
<td>Ground</td>
</tr>
<tr>
<td>30</td>
<td>10</td>
<td>ACK</td>
</tr>
<tr>
<td>31</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>32</td>
<td>No connection</td>
<td>-</td>
</tr>
<tr>
<td>33</td>
<td>27</td>
<td>Ground</td>
</tr>
<tr>
<td>34</td>
<td>9</td>
<td>DATA7</td>
</tr>
<tr>
<td>35</td>
<td>26</td>
<td>Ground</td>
</tr>
<tr>
<td>36</td>
<td>8</td>
<td>DATA6</td>
</tr>
<tr>
<td>37</td>
<td>25</td>
<td>Ground</td>
</tr>
<tr>
<td>38</td>
<td>7</td>
<td>DATA5</td>
</tr>
<tr>
<td>39</td>
<td>24</td>
<td>Ground</td>
</tr>
<tr>
<td>40</td>
<td>6</td>
<td>DATA4</td>
</tr>
<tr>
<td>41</td>
<td>23</td>
<td>Ground</td>
</tr>
<tr>
<td>42</td>
<td>5</td>
<td>DATA3</td>
</tr>
<tr>
<td>43</td>
<td>22</td>
<td>Ground</td>
</tr>
<tr>
<td>44</td>
<td>4</td>
<td>DATA2</td>
</tr>
<tr>
<td>45</td>
<td>21</td>
<td>Ground</td>
</tr>
<tr>
<td>46</td>
<td>3</td>
<td>DATA1</td>
</tr>
<tr>
<td>47</td>
<td>20</td>
<td>Ground</td>
</tr>
</tbody>
</table>
The steps in this appendix describe how to transfer data files from an 86-based System 310 running the iRMX 86 Operating System to an Intel development system running the ISIS-II Operating System (downloading). It also describes how to transfer files to the System 310 from the development system (uploading). The Intel development systems covered by the instructions in this appendix are: the Series II, the Series III, and the 800.

To transfer files between the development system and the System 310, you must do three things to the hardware: 1) modify a parallel I/O cable; 2) alter the parallel port configuration on the System 310's processor board; and 3) change some jumpers. These changes prevent you from using the parallel port for a line printer or other parallel device. Therefore, be sure to return the System 310 to its original configuration before attempting to run them.

EQUIPMENT YOU WILL NEED

To transfer files, you will need an iRMX operating system diskette containing the UPCOPY and DOWNCOPY utility programs and an ISIS-II operating system diskette.

To configure the parallel port of the System 310's 86/30 processor board you will need:

- A wire-wrap gun
- A 1-foot length of 30-gauge Kynar wire
- A pair of 30-gauge wire strippers
- A pair of flush-cut wire cutters

To configure the System 310 hardware so it can transfer files, you will need the iSBC 957B iAPX 86, 88 Interface and Execution Package, part number 143974.

From this kit, you need only the following parts:

- The single-density diskette labeled iSBC 957B Interface and Execution Software, OR the double-density diskette labeled iSBC 957B Interface and Execution Software. The disk you use depends on the density rating of your drives.
The 50-conductor parallel I/O ribbon cable.

The status adapter board (approximately the size of a large component).

In addition, you will need to provide the following parts and equipment for modifying the parallel I/O cable:

- A 50-pin male delta-shaped ribbon cable connector. Two vendors who make this part are: Ansley, part number 609-50MA; and 3M, part number 3564-1001.

- A 50-pin female delta-shaped ribbon cable connector. The same two vendors also make this panel-mounting part: Ansley, part number 609-50F; and 3M, part number 3565-1000.

- A razor blade or utility knife for cutting ribbon cable.

- A cable clamp for installing connectors on the ribbon cable.

- Panel mounting hardware provided by the connector manufacturers and a screwdriver that fits it.

MODIFYING THE PARALLEL I/O CABLE

You must physically connect an Intel Series II, III, or 800 development system to the System 310 to transfer data between them. The parallel I/O cable, provided with the 957B package, serves this purpose. However, you must modify this cable to safely operate your System 310.

WARNING

To prevent fire hazards, do not operate the System 310 with the parallel I/O cable directly attached to the processor board.

The modification divides the cable and adds a male and female connector to the severed ends. The female connector then attaches to the back panel of the System 310 so you can plug the male connector directly into it.

Although the electrical connection between the 86/30 processor board and the connector labeled UPP on the back of the destination development system is direct and unscrambled, do not plug the cable directly into the parallel port of the processor board. Doing so would mean that the System 310 would have to operate with the back panel off or ajar, defeating the cooling system and creating a safety hazard. Take the time to modify the parallel cable so that you can conveniently plug the two systems together using the back panels.
Follow this four-step procedure to modify the parallel I/O cable. You should already be familiar with cable-making practices before following these steps.

1. Lay the parallel I/O cable from the 957B package on a work surface. Measure along the cable 10 inches from the edge connector and cut it in two, across the conductors, with a razor or utility knife.

2. Clamp a 50-pin female connector onto the cable segment that has the edge connector attached. Be sure to align the red stripe that indicates pin 1 on the cable with pin 1 on the female connector. This cable connects the System 310's processor board to the inside of the back panel and is called the internal parallel I/O cable.

3. Clamp the 50-pin male connector onto the end of the other cable segment, aligning the red stripe with pin 1 on the connector. This cable will attach to the back panels of the two systems and is called the external parallel I/O cable.

4. Mount the internal parallel I/O cable by attaching the female connector to any 50-pin mounting hole in the System 310 back panel. Install this connector so the cable extends into the cardcage when the back panel is replaced. To mount the cable, you will probably need to remove a knockout. Use the mounting hardware and directions provided by the connector manufacturer.

CONFIGURING THE PROCESSOR BOARD

The eight steps in this section explain how to configure the processor board's parallel port and connect the cables. This configuration allows the System 310 to use the development system as an output device. You should know how to wire wrap before following these instructions.

1. Remove the System 310's processor board according to the instructions in Chapter 3.

2. Remove all the jumpers in the parallel port jumper area. (See Figure 2-7 in Chapter 2.)

3. Wire-wrap the following nine jumpers in the same area using a wire-wrap gun and 30-gauge Kynar wire. The resulting parallel port configuration is shown in Figure B-1.

<table>
<thead>
<tr>
<th>44 to 59</th>
<th>49 to 58</th>
</tr>
</thead>
<tbody>
<tr>
<td>45 to 50</td>
<td>50 to 52</td>
</tr>
<tr>
<td>45 to 54</td>
<td>60 to 63</td>
</tr>
<tr>
<td>46 to 51</td>
<td></td>
</tr>
<tr>
<td>47 to 56</td>
<td></td>
</tr>
<tr>
<td>48 to 53</td>
<td></td>
</tr>
</tbody>
</table>

B-3
4. Replace the 7438 component in location U19 with the Status Adapter Board. Be sure to align pin 1 of the Status Adapter Board with pin 1 of the socket.

5. Replace the processor board in the System 310 chassis according to the instructions in Chapter 3 of this manual. Do not replace the back panel.

6. Connect the edge connector side of the internal parallel I/O cable to the J1 parallel port of the System 310's processor board. The other end of this cable should already be attached to the inside of the System 310 back panel.
7. Push the excess cable into the space between the cardcage and the back panel and replace the back panel according to the instructions in Chapter 3.

8. Connect the external parallel I/O cable from the port labeled UPP on the back of the Intel development system to the female connector you installed on the System 310's back panel.

**RUNNING THE FILE TRANSFER SOFTWARE**

The seven steps in this section explain how to operate the file transfer software.

1. Turn on the System 310, the Intel development system, and the drives.

2. Insert an ISIS-II system diskette in drive 0 and insert the iSBC 957B Interface and Execution diskette in drive 1 of the development system.

3. Press the reset switch on the development system. This loads the ISIS-II operating system.

4. Type in this command on the Intel development system keyboard but do not follow it with a carriage return:

   :F1:APXLOD

5. Press the reset switch on the front of the System 310. As soon as asterisks appear on the System 310's screen, press the carriage return on the development system to execute the APXLOD command. If you wait too long, the iRMX operating system will boot. Repeat steps 3 and 4 if this happens.

Executing the APXLOD command starts the ISIS loader program and stops the asterisk display. You should see the message listed below on the development system's console, followed by the system confidence test (SCT), then another message that says the iRMX operating system has been booted.

ISIS iAPX 86, 88 Loader, Vx.y

**NOTE**

The status of the PPI system confidence test is OFFLINE rather than GO in this new parallel port configuration. Refer to the *System 300 Series Diagnostic Software User's Guide* for more information about operating and understanding the system confidence tests.
If these messages do not appear, there may be an open or short in the parallel I/O cables you made. If you cannot determine and correct the problem, call the service number listed on the Service Information page of this manual.

Once you have successfully booted the iRMX 86 operating system on the development system's console, you are ready to transfer files. Step 6 describes an UPLOAD, and step 7 describes a DOWNLOAD.

6. To copy files from the Intel development system to the System 310, type in the following command at the System 310 terminal:

   UPCOPY filename TO pathname

   This copies the ISIS-II file filename to the iRMX 86 file pathname.

7. To copy files from the System 310 to the Intel development system, type in the following command at the System 310 terminal:

   DOWNCOPY pathname TO filename

   This copies the iRMX 86 file pathname to the ISIS-II file filename. For more information about pathnames, refer to the iRMX 86 Release 5 Operator's Manual.

RESTORING THE SYSTEM

To restore the System 310's console as the output device, rather than leave the development system as the output device, turn off the power to the development system. This breaks the program running on the System 310. Then reset the System 310 to boot the iRMX operating system software.

To restore the Centronics-type interface to the System 310's parallel port, remove any changes you made when following the instructions in the section on "Configuring the Processor Board" appearing earlier in this appendix. Restore the components and jumpers described in Chapters 2 and 3.
### WORD SIZE
- Instruction: 8, 16, 32, 40, or 48 bits
- Data: 8 or 16 bits

### SYSTEM CLOCK SPEED
5 or 8 MHz (jumper-selectable)

### INSTRUCTION CYCLE TIME
- **8 MHz**
  - 750 ns
  - 250 ns (when an instruction is in the queue)
- **5 MHz**
  - 1.2 µs
  - 400 ns (when an instruction is in the queue)

### MEMORY CYCLE TIME
- **RAM**: 750 ns
- **EPROM**: 500 to 875 ns (jumper-selectable)

### I/O CAPABILITY
- **Serial**: 1 programmable RS-232C interface (provided by the 8251A Programmable Interface Controller--PIC)
- **Parallel**: 24 programmable uni- or bi-directional parallel lines (provided by the 8255A Parallel I/O Port Interface--PPI)
  - 1 Centronics-type printer port
- **Expansion**: 2 iSBX bus connectors for expansion boards

### SERIAL COMMUNICATION
- **Synchronous**: 5- to 8-bit characters
  - Internal or external character synchronization
  - Automatic sync bit insertion
- **Asynchronous**: 5- to 8-bit characters
  - Break character generation
  - 1, 1½, or 2 stop bits
  - False startup detection

### DATA TRANSFER RATES
- **Synchronous**: Up to 38.4 kHz
- **Asynchronous**: Up to 9600 baud

### TIMER
- **Input Frequencies**
  - 2.46 MHz ±0.1%
  - 1.23 MHz ±0.1%
  - 153.6 kHz ±0.1%
DIMENSIONS

Width 12.00 in. (30.48 cm)
Height 6.75 in. (17.15 cm)
Depth 0.70 in. (1.78 cm)
Weight 14 oz. (388 g)

ENVIRONMENT

Operating Temperatures 0 to 55°C, ambient
Relative Humidity 0 to 90%, nonecondensing

+5 VDC POWER REQUIREMENTS (75% of maximum)

86/30 processor board with
64K EPROM (firmware)
and 128K on-board RAM 5.27 amps
304 MULTIMODULE board 0.47 amps
337 MULTIMODULE board 0.45 amps
218A diskette controller 0.76 amps
012B memory board. See Memory

215G Winchester Hard Disk Controller, 1-6, 2-3

310-1, 310-2, 310-3. See Preconfigured systems

544 Intelligent Communications Controller, 2-10

8087 math coprocessor. See Coprocessor

8251A PCI, 1-3, 1-4. See also Serial port

8253 PIT, 1-4, 1-5. See also Timers

8255A PPI, 1-4, 1-5. See also Parallel port

8259A PIC, 1-4, 5-2. See also Interrupts

957B Interface and Execution Package, B-1, B-2. See also File transferring

APXLOD. See File transferring

Baud rate. See Serial port

Bus priority, 3-4

Cables,
Connecting and disconnecting, 3-2, 3-3, B-1, B-4, B-5
Making, B-1, B-2, B-3, B-6
Marking, 3-4, 3-5, A-1, B-3
Pinouts for, A-1, A-2
Routing, 3-5, B-2, B-4, B-5

Card ejectors, 3-4

Card retainers, 3-3, 3-4

Clock rates, 1-3, 2-8

Components, changes for,
304 RAM board, 4-1, 4-3
337 math board, 5-2
standard processor board, 2-1, 2-3
transferring files, B-5. See also Jumpers, Memory
Coproessor, math (8087),
clock selection, 1-3, 2-8
where used, 1-3, 1-6, 1-7, 5-1. See also Expansion boards

CTS (Clear to Send). See I/O

Development systems, System 310-compatible, B-1, B-2. See also
File transferring, Preconfigured systems

Disk drives, 1-3, 1-6. See also Expansion boards

DOWNCOPY. See File transferring, Operating systems

Downloading, see File transferring

Dual-port RAM. See Memory

Expansion Boards,
isBC 304 memory MULTIMODULE board, 1-3, 1-5, 2-1, 2-3,
2-13, 4-1
isBC 309 memory management MULTIMODULE board, 1-6
isBC 337 floating-point math MULTIMODULE board, 1-6, 1-7,
2-8, 5-1
isBC 544 Intelligent communications controller, 2-10. See also
Preconfigured systems
iSBX 218A flexible diskette
controller board, 1-6, 2-1, 2-2, 2-3, 2-10
iSXII 101 memory management
board, 1-3, 1-6

File Transferring,
APXLOD, B-5
configuring the hardware, B-3, B-4, B-5
uploading and downloading, 1-5, B-1. See also I/O

Firmware. See Memory

Floating-point math. See Coprocessor, Expansion boards

I/O,
Centronics protocol, 1-5, 2-13, 2-14, A-2
changes for transferring files, B-1
port assignments, 1-3
RS-232 protocol, 1-3, 2-13, 2-14, A-1. See also Parallel
port, Serial port, Expansion boards

Installing and removing boards,
in an iSBX connector, 1-5
in the cardcage, 3-1, 3-3, 3-4, B-3, B-4
on the processor board, 4-3
placement, 1-5, 1-7, 2-10, 3-4. See also Cables
Interrupts,
  availability, 2-10
  function, 2-9, 5-2
  priority, 2-10. See also Jumpers

iRMX 86 operating system. See Operating systems

iSBC. See Expansion boards or individual boards by number

iSBX connectors,
  port assignments, 1-4
  connector designations, 1-5. See also Expansion boards

ISIS-II operating system. See Operating systems

iSXМ. See Expansion boards

Jumpers,
  changes to the processor board, 2-3
  clock rate, 2-8
  default, 2-3
  for specific expansion boards, 2-3
I/O port, 2-13, B-3, B-6
interrupt matrix, 2-9, 5-2
not connected, 2-3, B-3
PROM address and size, 2-10
RAM address and size, 2-3, 2-12, 2-13, 4-1. See also Components

Memory,
RAM
  012B board, 1-6
  dual-port, 2-12, 2-13
  size, 1-3, 2-12, 2-13, 4-1
  starting and ending address, 1-3, 2-12, 2-13, 4-1
PROM,
  decode, 2-1, 2-2, 4-1, 4-3
  system firmware,
    contents, 1-3, 1-5, 2-1, 2-12
    markings, 2-1, 2-2
    size, 1-3, 2-10
    replacing, 1-3, 2-1, 2-2, 2-10
    starting and ending address, 1-3, 2-10. See also Expansion boards, Jumpers

MULTIBUS interface, 1-1, 2-9, 2-10, 2-12

MULTIMODULE boards. See Expansion boards

Operating Systems
iRMX 86, 1-5, B-1, B-5, B-6
ISIS-II, B-1, B-5, B-6
utilities, B-1, B-6
XENIX 86, 1-5, 1-6, 1-7

Parallel I/O Cable. See Cables
Parallel port,
  connector pinouts, A-2
  printer scrambler board, 1-5. See also File transferring, Jumpers, I/O

Parity error flag, 1-3

Preconfigured systems
  clock rate, 1-3
  expansion boards used in, 1-1
  System 310-1, 1-1, 1-2, 1-5, 1-6, 2-1, 2-3, 2-12
  System 310-2, 1-1, 1-2, 1-5, 1-6, 2-1, 2-3, 4-1, 5-1
  System 310-3, 1-1, 1-2, 1-6, 2-3, 2-12, 5-1
  types of I/O interfaces, 1-3. See also Components, Expansion boards, I/O, Jumpers, and Memory

Printer interface. See I/O

Printer Scrambler Board. See Parallel port

Removing boards. See Installing and removing boards

RTS (Request to Send). See I/O

SCT. see Memory, System Confidence Tests

Serial port,
  baud rate, 1-3
  on the 101 expansion board, 1-6
  pinout of connector, A-1. See also Jumpers, I/O

Status/error register, 1-3

System Confidence Tests (SCTs), 1-3, 2-1, 3-5, B-5

Terminal interface. See I/O

Timers, purpose of, 1-1, 1-5

UPCOPY. See File transferring, Operating systems

Uploading. See File transferring

XENIX 86 operating system. See Operating systems
REQUEST FOR READER’S COMMENTS

Intel’s Technical Publications Departments attempt to provide publications that meet the needs of all Intel product users. This form lets you participate directly in the publication process. Your comments will help us correct and improve our publications. Please take a few minutes to respond.

Please restrict your comments to the usability, accuracy, readability, organization, and completeness of this publication. If you have any comments on the product that this publication describes, please contact your Intel representative. If you wish to order publications, contact the Intel Literature Department (see page ii of this manual).

1. Please describe any errors you found in this publication (include page number).

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________

2. Does the publication cover the information you expected or required? Please make suggestions for improvement.

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________

3. Is this the right type of publication for your needs? Is it at the right level? What other types of publications are needed?

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________

4. Did you have any difficulty understanding descriptions or wording? Where?

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________

5. Please rate this publication on a scale of 1 to 5 (5 being the best rating).

NAME ___________________________ DATE ________________
TITLE ____________________________________________
COMPANY NAME/DEPARTMENT ________________________________
ADDRESS _______________________________________________
CITY ___________________________ STATE _______________ ZIP CODE ____________
(COUNTRY)

Please check here if you require a written reply. ☐
WE'D LIKE YOUR COMMENTS . . .

This document is one of a series describing Intel products. Your comments on the back of this form will help us produce better manuals. Each reply will be carefully reviewed by the responsible person. All comments and suggestions become the property of Intel Corporation.

BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO. 79 BEAVERTON, OR

POSTAGE WILL BE PAID BY ADDRESSEE

Intel Corporation
5200 N.E. Elam Young Pkwy.
Hillsboro, Oregon 97123

ISO-N Technical Publications