INTEL iSBX™ BUS SPECIFICATION

Manual Order Number: 142686-002
<table>
<thead>
<tr>
<th>REV.</th>
<th>REVISION HISTORY</th>
<th>PRINT DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>-001</td>
<td>Original Issue</td>
<td>1/80</td>
</tr>
<tr>
<td>-002</td>
<td>8/16 Bit Operation and Connector Dimensions</td>
<td>3/81</td>
</tr>
</tbody>
</table>

Additional copies of this manual or other Intel literature may be obtained from:

Literature Department
Intel Corporation
3065 Bowers Avenue
Santa Clara, CA 95051

The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and may be used only to describe Intel products:

- BXF
- i
- ICE
- iCS
- Inet
- Intel
- Intelec
- iSBC
- iSBX
- Library Manager
- MCS
- Megachassis
- Microware
- µScope
- Multibus
- Multimodule
- PROMPT
- Frontware
- EML
- UPI
- µScope

and the combination of ICE, iCS, iSBC, iSBX, MCS, or RMX and a numerical suffix.
CONTENTS

SECTION 1
GENERAL INFORMATION Page
Introduction ............................................. 1-1

SECTION 2
FUNCTIONAL DESCRIPTION
Introduction ............................................. 2-1
iSBX Multimodule System Elements .............. 2-1
Base Boards ........................................... 2-1
iSBX Multimodule Boards ......................... 2-1
iSBX Bus Interface .................................... 2-1
  Control Signals ..................................... 2-1
  Command Lines .................................... 2-2
  DMA Lines ......................................... 2-2
  Initialize Lines .................................. 2-2
  Clock Lines ...................................... 2-2
  System Control Lines ............................. 2-2
Address and Chip Select Lines ...................... 2-2
  Address Lines ..................................... 2-2
  Chip Select Lines ................................ 2-2
Data Lines .......................................... 2-2
Interrupt Lines .................................... 2-2
Option Lines ........................................ 2-2
Power Lines ......................................... 2-3
iSBX Multimodule Command Operations ............ 2-3
I/O Read ............................................ 2-3
I/O Write .......................................... 2-4
Direct Memory Access ............................... 2-5

SECTION 3
ELECTRICAL SPECIFICATIONS Page
Introduction ............................................ 3-1
General Bus Considerations ....................... 3-1
Power Supply Specifications ...................... 3-1
Environmental ...................................... 3-1
Timing .............................................. 3-1
DC Specifications .................................. 3-1

SECTION 4
MECHANICAL SPECIFICATIONS
Introduction ............................................ 4-1
iSBX Connector ....................................... 4-1
iSBX Multimodule Board Height ................. 4-1
  Requirement .................................... 4-1
iSBX Multimodule Board Outline .................. 4-2
iSBX Multimodule Board User I/O Connector Outlines 4-2

SECTION 5
DESIGN EXAMPLE
Introduction ............................................ 5-1
Serial I/O Communications ......................... 5-1
  Channel Interface ................................ 5-1
CPU Interface ...................................... 5-2
Interface Buffering ................................ 5-3
Clock Generation Circuitry ....................... 5-3
AC Specifications .................................. 5-3

APPENDIX A
BOARD HEIGHT MOUNTING TECHNIQUES

TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>Notational Summary</td>
<td>2-1</td>
</tr>
<tr>
<td>3-1</td>
<td>Logical and Electrical States</td>
<td>3-1</td>
</tr>
<tr>
<td>3-2</td>
<td>iSBX Multimodule Board I/O AC Specifications</td>
<td>3-2</td>
</tr>
<tr>
<td>3-3</td>
<td>iSBX Multimodule Board I/O DC Specifications</td>
<td>3-4</td>
</tr>
<tr>
<td>4-1</td>
<td>iSBX Signal Pin Assignments</td>
<td>4-2</td>
</tr>
<tr>
<td>5-1</td>
<td>iSBX 351 DC Characteristics</td>
<td>5-2</td>
</tr>
<tr>
<td>5-2</td>
<td>AC Specifications</td>
<td>5-3</td>
</tr>
</tbody>
</table>

iii
<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1.</td>
<td>iSBX Multimodule Board Concept</td>
<td>1-1</td>
</tr>
<tr>
<td>2-1.</td>
<td>iSBX Multimodule Board Read, Full Speed</td>
<td>2-3</td>
</tr>
<tr>
<td>2-2.</td>
<td>iSBX Multimodule Board Extended Read</td>
<td>2-3</td>
</tr>
<tr>
<td>2-3.</td>
<td>iSBX Multimodule Board Write, Full Speed</td>
<td>2-4</td>
</tr>
<tr>
<td>2-4.</td>
<td>iSBX Multimodule Board Extended Write</td>
<td>2-4</td>
</tr>
<tr>
<td>2-5.</td>
<td>iSBX Multimodule Board DMA Cycle</td>
<td>2-5</td>
</tr>
<tr>
<td></td>
<td>(iSBX Multimodule to Base Board Memory)</td>
<td></td>
</tr>
<tr>
<td>3-1.</td>
<td>iSBX Multimodule Board I/O Write Timing</td>
<td>3-3</td>
</tr>
<tr>
<td>3-2.</td>
<td>iSBX Multimodule Board I/O Read Timing</td>
<td>3-3</td>
</tr>
<tr>
<td>3-3.</td>
<td>iSBX Multimodule Board I/O DMA Timing</td>
<td>3-3</td>
</tr>
<tr>
<td>3-4.</td>
<td>iSBX Multimodule Board I/O Reset Timing</td>
<td>3-4</td>
</tr>
<tr>
<td>4-1.</td>
<td>iSBX Connector</td>
<td>4-1</td>
</tr>
<tr>
<td>4-2.</td>
<td>iSBX Multimodule Board Height</td>
<td>4-1</td>
</tr>
<tr>
<td>4-3A.</td>
<td>iSBX Multimodule Board Outline OMS #4303064</td>
<td>4-3</td>
</tr>
<tr>
<td>4-3B.</td>
<td>iSBX Multimodule Board Outline OMS #34303076</td>
<td>4-3</td>
</tr>
<tr>
<td>4-3C.</td>
<td>Double Wide iSBX Multimodule Board Outline OMS #4303132</td>
<td>4-3</td>
</tr>
<tr>
<td>4-4A.</td>
<td>13/26 Pin Connector</td>
<td>4-4</td>
</tr>
<tr>
<td>4-4B.</td>
<td>25/50 Pin Connector</td>
<td>4-4</td>
</tr>
<tr>
<td>4-4C.</td>
<td>13/26 and 20/40 Pin Connector</td>
<td>4-5</td>
</tr>
<tr>
<td>5-1.</td>
<td>iSBX Board Block Diagram</td>
<td>5-1</td>
</tr>
<tr>
<td>5-2.</td>
<td>READ Timing</td>
<td>5-4</td>
</tr>
<tr>
<td>5-3.</td>
<td>WRITE Timing</td>
<td>5-4</td>
</tr>
<tr>
<td>A-1.</td>
<td>Component Height Outline</td>
<td>A-1</td>
</tr>
</tbody>
</table>
1.0 INTRODUCTION

The iSBX bus is a unique interface facilitating onboard expansion with iSBX Multimodule boards. The iSBX bus is derived directly from the on-board CPU bus and, as such, an iSBX Multimodule board plugged into the iSBX bus becomes an integral element of the single board computer. The physical interface between the single board computer and the iSBX Multimodule board is a unique connector designed specifically for the iSBX bus. The iSBX bus is brought out to a female iSBX bus connector on the single board computer and mates with its male equivalent resident on the iSBX Multimodule board (figure 1-1).

The iSBX Multimodule board concept offers a unique design approach to board level users. To date, the designer has had a broad range of single board computers and expansion boards joined together on the Multibus interface. The iSBX Multimodule boards bring a new concept to expansion, providing a product family of smaller modules that can be plugged directly onto the single board computer. These boards come in two sizes. The single wide board (figure 1-1) is 3.70 inches long and the double wide board (figure 1-2) is 7.50 inches long. In short, the user may now tailor his application directly onboard the single board computer at a minimal cost. In addition, the iSBX Multimodule boards offer maximum 8-bit performance because it is tightly coupled to the microprocessor through the iSBX bus.

The iSBX bus concept can be expanded to 8/16-bit I/O operations by simply adding 8 data lines and redefining the chip select lines. Both the 8- and 16-bit iSBX Multimodule boards will operate on a 16-bit base board (table 1-1). Physically, the mounting holes on both the 8- and 16-bit iSBX Multimodule boards are identical. The 8-bit iSBX Multimodule connector is a subset of the 16-bit iSBX Multimodule connector. An 8-bit iSBX Multimodule board operating on a 16-bit base board will do all I/O operations with the lower data byte (DAT0-DAT7).

This manual has been prepared for those users who intend to evaluate or design custom iSBX Multimodule board products that will be compatible with Intel base boards. This manual defines the logical, electrical, and mechanical aspects of the iSBX Multimodule boards. The iSBX Multimodule board specifications are defined in a similar way an I/O component would be.

Table 1-1. 8/16-Bit Options

<table>
<thead>
<tr>
<th>Host Board</th>
<th>8-Bit</th>
<th>16-Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>16</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
Figure 1-1. iSBX Multimodule Board Concept (Single Wide)

Figure 1-2. iSBX Multimodule Board Concept (Double Wide)
2.0 INTRODUCTION

Section 2 will give the reader an overall understanding of how the iSBX Multimodule board functions. This section describes the basic elements of an iSBX Multimodule board, defines the iSBX Multimodule interface signals and describes the basic communication operations.

In this section, as well as throughout the specification, a clear and consistent notation for signals has been used. The I/O Read (IORD) signal will be used to explain this notation. The terms one, zero, true, and false can be ambiguous, so their use will be avoided. In their place, the terms electrical High and Low (H and L) will be used. A slash following a signal name (IORD/) indicates that the signal is active low as shown:

\[ \text{IORD/} = \overline{\text{IORD}} = \text{IORD}^- = \text{Asserted at 0 volts} \]

The signal (IORD/), driven by a three state driver, will be pulled up to V\text{CC} when not asserted. Table 2-1 is used to further explain the notation used in this specification.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Electrical</th>
<th>Logical</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>IORD</td>
<td>H, L</td>
<td>1, 0</td>
<td>True, False</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Active, Asserted</td>
</tr>
<tr>
<td>IORD/</td>
<td>L, H</td>
<td>1, 0</td>
<td>True, False</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Active, Asserted</td>
</tr>
</tbody>
</table>

2.1 iSBX MULTIMODULE SYSTEM ELEMENTS

This section will describe the two basic elements in an iSBX Multimodule system; base boards and iSBX Multimodule boards (see figure 1-1).

2.1.1 BASE BOARDS

The base board decodes I/O addresses and generates the chip selects for the iSBX Multimodule boards. In 8-bit systems, the base board decodes all but the lower order three addresses in generating the iSBX Multimodule board chip selects. In 16-bit systems, the base board decodes all but the lower order four addresses in generating the iSBX Multimodule board chip selects. Thus, a base board would normally reserve two blocks of 8 I/O ports for each iSBX socket it provides.

There are two classes of base boards, those with Direct Memory Access (DMA) support and without. Base boards with DMA support are boards with DMA controllers on them. These boards, in conjunction with an iSBX Multimodule board (with DMA capability), can perform direct I/O to memory or memory to I/O operations. Base boards without DMA support use a subset of the iSBX bus and simply do not use that aspect of the iSBX Multimodule board.

2.1.2 iSBX MULTIMODULE BOARDS

The iSBX Multimodule boards are small, specialized, I/O mapped boards which plug into base boards. The iSBX boards connect to the iSBX bus connector and convert the iSBX bus signals to a defined I/O interface. An example of an iSBX Multimodule board would be an iSBX 350 Multimodule parallel I/O board. The iSBX 350 Multimodule board converts the iSBX bus signals into 24 buffered I/O lines.

2.2 iSBX BUS INTERFACE

The iSBX bus interface can be grouped into six functional classes:

- Control Lines
- Address and Chip Select Lines
- Data Lines
- Interrupt Lines
- Option Lines
- Power Lines

2.2.1 CONTROL LINES

The following signals are classified as control lines:

**COMMANDS:**
- IORD/ (I/O Read)
- IOWRT/ (I/O Write)

**DMA:**
- MDRQT (DMA Reset)
- MDACK/ (DMA Acknowledge)
- TDMA (Terminate DMA)

**INITIALIZE:**
- RESET
Functional Description

CLOCK:
  MCLK (iSBX Multimodule Clock)
SYSTEM CONTROL:
  MWAIT/
  MPST/ (iSBX Multimodule Board Present)

2.2.1.1 COMMAND LINES (IORQ/, IOWRT/).
The command lines are active low signals which provide the communication link between the base board and the iSBX Multimodule board. An active command line, conditioned by chip select, indicates to the iSBX Multimodule board that the address lines are valid and the iSBX Multimodule board should perform the specified operation.

2.2.1.2 DMA LINES (MDQRT, MDACK/, TDMA/).
The DMA lines are the communication link between the DMA controller device on the base board and the iSBX Multimodule board. MDRQT is an active high output signal from the iSBX Multimodule board to the base board’s DMA device requesting a DMA cycle. MDACK/ is an active low input signal to the iSBX Multimodule board from the base board DMA device acknowledging that the requested DMA cycle has been granted. TDMA is an active high output signal from the iSBX Multimodule board to the base board. TDMA is used by the iSBX Multimodule board to terminate DMA activity. The use of the DMA lines is optional as not all base boards will provide DMA channels and not all iSBX Multimodule boards will be capable of supporting a DMA channel.

2.2.1.3 INITIALIZE LINES (Reset). This input line to the iSBX Multimodule board is generated by the base board to put the iSBX Multimodule board into a known internal state.

2.2.1.4 CLOCK LINES (MCLK). This input to the iSBX Multimodule board is a timing signal. The 10 MHz (+0%, -10%) frequency can vary from base board to base board. This clock is asynchronous from all other iSBX bus signals.

2.2.1.5 SYSTEM CONTROL LINES (MWAIT/, MPST/). These output signals from the iSBX Multimodule board control the state of the system.

Active MWAIT/ (Active Low) will put the CPU on the board into a wait state providing additional time for the iSBX Multimodule board to perform the requested operation. MWAIT/ must be generated from address (address plus chip select) information only. If MWAIT/ is driven active due to a glitch on the CS line during address transitions, MWAIT/ must be driven inactive in less than 75 ns.

The iSBX Multimodule board present (MPST/) is an active low signal (tied to signal ground) that informs the base board I/O decode logic that an iSBX Multimodule board has been installed.

2.2.2 ADDRESS AND CHIP SELECT LINES

The address and chip select lines are made up of two groups of signals.

  Address Lines: MA0-MA2
  Chip Select Lines: MCS0-/MCS1/

The base board decodes I/O addresses and generates the chip selects for the iSBX Multimodule boards. The base board decodes all but the lower order three addresses in generating the iSBX Multimodule board chip selects. Thus, a base board would normally reserve two blocks of 8 I/O ports for each iSBX socket it provides.

Table 2-2 lists the I/O addresses that are assigned to the base board iSBX Multimodule I/O ports.

2.2.2.1 ADDRESS LINES (MA0-MA2). These positive true input lines to the iSBX Multimodule boards are generally the least three significant bits of the I/O address. In conjunction with the command and chip select lines, they establish the I/O port address being accessed.

NOTE

In 16-bit systems, MA0-MA2 may be connected to ADR1-ADR3 of the base board address lines.

2.2.2.2 CHIP SELECT LINES (MCS0-/MCS1/).

In an 8-bit system, these input lines to the iSBX Multimodule board are the result of the base board I/O decode logic. MCS/ is an active low signal which conditions the I/O command signals and thus enables communication with the iSBX Multimodule boards.

NOTE

If MCS/ glitches, the MWAIT/ line may also glitch. MWAIT/ must be in its proper state in less than tcw (75 ns) after MCS/ is in its proper state.
The chip select lines on the 16-bit base board will optionally have two definitions, an 8-bit mode and a 16-bit mode. These options will be user-defined, depending on the functions of the iSBX Multimodule board that is installed.

The 8-bit mode is used when a 16-bit base board must interface with an 8-bit iSBX Multimodule board. The chip select lines serve the same function as in an 8-bit iSBX Multimodule board. The 16-bit base board uses its lower data byte (DAT0-DAT7) to communicate with the iSBX Multimodule board. The upper data byte is not used. Thus, only the even I/O port addresses are used. This requires a 16-bit base board to reserve 32 I/O port addresses. The 16 even ports are used, leaving the 16 odd ports unuseable.

The 16-bit mode is used when a 16-bit base board is interfaced with a 16-bit iSBX Multimodule board. The base board uses all 16 data lines to communicate with the iSBX Multimodule board. In this mode, the chip select terms are used to control low byte, high byte, word transfers, as well as address decoding. MCS0/ is used for low byte transfers, MCS1/ is used for high byte transfers and both MCS0/ and MCS1/ are used for word transfers. Figure 2-1 shows the logic equations and an example of a possible circuit for MCS0/ and MCS1/ on a 16-bit base board. In the example shown in figure 2-1, transfers occur in two basic ways, byte and word. Byte transfers can be done on the lower byte (MD0-MD7) by using MCS0/. High byte transfers require MCS1/ as the chip select signal. Word transfers use both MCS0/ and MCS1/. In effect a word transfer is a low byte and a high byte transfer at the same time. This method uses only 16 of the 32 reserved I/O port assignments.

Figure 2-1. Example of 16-Bit System Chip Select Logic
### Table 2-2. iSBX Multimodule™ Base Board Port Assignments

<table>
<thead>
<tr>
<th>iSBX Connector Number</th>
<th>Chip Select</th>
<th>8-Bit Base Board Address</th>
<th>16-Bit Base Board Address (8-bit mode)</th>
<th>16-Bit Base Board Address (16-bit mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>iSBX 1</td>
<td>MCS0/</td>
<td>F0-F7</td>
<td>0A0-0AF</td>
<td>0A0, 2, 4, 6, 8,</td>
</tr>
<tr>
<td>iSBX 2</td>
<td>MCS0/</td>
<td>C0-C7</td>
<td>080-08F</td>
<td>080, 2, 4, 6, 8,</td>
</tr>
<tr>
<td>iSBX 3</td>
<td>MCS0/</td>
<td>B0-B7</td>
<td>060-06F</td>
<td>060, 2, 4, 6, 8,</td>
</tr>
<tr>
<td></td>
<td>MCS1/</td>
<td>F8-FF</td>
<td>080-08F</td>
<td>A, C, E</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0A1, 3, 5, 7, 9,  B, D, F</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### 2.2.3 DATA LINES (MD0-MD7 or MD0-MDF)

Eight or 16 bidirectional data lines (active high) are used to transmit or receive information to or from the iSBX Multimodule ports. MD0 is the least significant bit.

#### 2.2.4 INTERRUPT LINES (MINTR0-MINTR1)

These active high output lines from the iSBX Multimodule board are used to make interrupt requests to the base board.

#### 2.2.5 OPTION LINES (OPT0, OPT1)

These two signals are two reserved lines that are connected to wire wrap posts on both the base board and iSBX Multimodule board. They are for unique requirements where a user needs a base board signal on the iSBX Multimodule board and is willing to put a potentially long wire on the base board to connect it.

#### 2.2.6 POWER LINES

All base boards will provide +5 and ±12 volts to the iSBX Multimodule boards.

### 2.3 iSBX MULTIMODULE COMMAND OPERATIONS

The command lines are driven from the base board by tri-state drivers with pull-up resistors or standard TTL totem pole drivers. These lines indicate to the iSBX Multimodule board what action is being requested.

#### 2.3.1 I/O READ

There are two types of response that an iSBX Multimodule board can make to an I/O READ operation. The first type is a full speed I/O READ (figure 2-2). The base board generates a valid I/O address and a valid chip select for the iSBX Multimodule board. After the set up timings are met, the base board activates the IORD line. The iSBX Multimodule board must generate valid data from the addressed I/O port in less than 250 ns. The base board then reads the data and removes the read command, address, and chip select as shown in the timing diagram.

![Figure 2-2. iSBX Multimodule Read, Full Speed](image-url)
The second type of response is an extended read (figure 2-3). This type of read is used by iSBX Multi- 
module boards that cannot perform a READ operation under the full speed specifications. The iSBX Multi- 
module board will remove the MWAIT/ signal when valid READ data is on the iSBX Multimodule 
data bus. The base board then reads the data and 
deactivates the command, address, and chip select.

2.3.2 I/O WRITE

There are two ways an iSBX Multi-module board can 
respond to an I/O WRITE operation. The first type 
of response is a full speed I/O WRITE (figure 2-4). 
The base board generates a valid I/O address and 
chip select. The base board activates the IOWRT 
line, after the set up times are met. The IOWRT/ line 
will remain active for 300 ns and the data will be 
valid for 250 ns before the IOWRT/ command is 
removed. The base board will then remove the data, 
address, and chip select after is meets the hold times 
as shown in figure 2-4.

The second type of response is an extended write 
(figure 2-5). This write is used by iSBX Multi-module 
boards that cannot write into an I/O port with the 
full speed specifications. The base board again, 
generates valid address and chip selects. The iSBX Multi-module board will activate the MWAIT/ signal 
based on address information (chip select + MA0-1). 
This will remove the ready from the CPU causing it 
to go into a wait state after the WRITE command 
has been activated and valid data provided. The 
iSBX Multi-module board will remove the MWAIT/ 
signal (allowing the CPU to leave its wait state) 
when it has satisfied its write pulse width require- 
ment. The base board will then remove the WRITE 
command then the data, address, and chip select 
after the hold times are met.

2.3.3 DIRECT MEMORY ACCESS (DMA)

An iSBX Multi-module system can support DMA 
when the base board has a DMA controller and the 
iSBX Multi-module board can support DMA mode. 
The following example is for a base board using an 
8257 DMA controller. Because of the similarity 
between DMA reads and DMA writes, only the DMA 
write is given in the following example. A DMA 
cycle is initiated when the iSBX Multi-module board 
activates MDRQFT, which goes to the DMA controller 
on the base board (figure 2-5). Once the DMA con- 
troller gains control of the base board bus, it acknowl-
edges back to the iSBX Multimodule board with 
MDACK/ and I/O or Memory Read. The DMA con- 
troller then activates a memory write of I/O write 
respectively. The delay may be zero, if the memory is 
a trailing edge type (data is written when the write 
pin changes from active to inactive state). The 
MDACK/ signal must act as a chip select and 
address to the iSBX Multimodule board (the MCS 
and MA0-MA1 signals are undetermined as they are 
driven by the memory address). The iSBX Multi- 
module board will remove the DMA request during 
the cycle to stop the DMA cycle. Once the write 
operation is complete (MWAIT inactive and memory 
acknowledge active), the DMA controller deactivates 
the write command and the read command providing 
a data hold time. If the DMA request signal was 
removed, the controller will release the base board 
bus back to the CPU and remove MDACK/. If the 
request is not removed, the DMA controller will pro- 
ceed to do another DMA cycle (burst mode).

Sixteen bit base boards with an 8089 I/O processor 
(IOP) perform DMA operations in a manner that is 
similar to the 8-bit systems. On a 16-bit board, the 
IOP performs two separate operations, read then 
write for each DMA cycle. The base board software 
must initialize the 8089 IOP to perform the required 
operations. Once this is done, the iSBX Multimodule 
board can request a DMA cycle by activating 
MDRQFT. The IOP gains control of the base board 
bus, generates the MDACK/ signal and performs 
the I/O read operation. The IOP saves the I/O read 
data and then performs the memory write operation.

2.3.4 INTERRUPT OPERATIONS

The iSBX Multimodule can support interrupt opera-
tions. The following example is for an 8080/85 base 
board with an 8259A. The iSBX Multimodule board 
initiates an interrupt by activating one of its inter-
rupt lines (MINTRO/1/). This level active interrupt 
is routed to a particular interrupt level on the 8259A. 
The 8259A then activates the INTR pin of the 
8080/85 base board. The CPU processes the inter-
rupt and executes the interrupt service routine. The 
interrupt service routine must service the interrupt-
ing device and do anything else that must be done to 
that device. The interrupt service routine must also 
turn off the interrupt on the iSBX Multimodule 
board by writing or reading the proper I/O port 
before returning control to the mainline program. In 
summary from the iSBX Multimodule Boards point 
of view, it initiates an interrupt by activating its 
interrupt line and removes the interrupt when the 
base board signals it.
Figure 2-3. iSBX Multimodule Board Extended Read

Figure 2-4. iSBX Multimodule Board Write, Full Speed

Figure 2-5. iSBX Multimodule Board Extended Write
Figure 2-6. iSBX Multimodule Board DMA Cycle
(iSBX Multimodule to Base Board Memory)
SECTION 3

ELECTRICAL SPECIFICATIONS

3.0 INTRODUCTION

This section will define all electrical specifications for an iSBX Multimodule board. First the ac timing is specified and then the dc specifications are described followed by the electrical requirements for the iSBX Multimodule connector.

3.1 GENERAL BUS CONSIDERATIONS

Table 3-1 shows the relationship between logical and electrical states.

3.2 POWER SUPPLY SPECIFICATIONS

All power supply voltages are ±5%.

<table>
<thead>
<tr>
<th>Minimum (volts)</th>
<th>Nominal (volts)</th>
<th>Maximum (volts)</th>
<th>Maximum (current)</th>
</tr>
</thead>
<tbody>
<tr>
<td>+4.75</td>
<td>+5.0</td>
<td>+5.25</td>
<td>3.0A</td>
</tr>
<tr>
<td>+11.4</td>
<td>+12</td>
<td>+12.6</td>
<td>1.0A</td>
</tr>
<tr>
<td>−12.6</td>
<td>−12</td>
<td>−11.4</td>
<td>1.0A</td>
</tr>
<tr>
<td>−</td>
<td>GND</td>
<td>3.0A</td>
<td></td>
</tr>
</tbody>
</table>

* Per iSBX Multimodule board mounted on base board.

3.3 ENVIRONMENTAL

All bus specifications should be met while the environment is within the following ranges:

Temperature: 0-55°C (32-131°F)
Free moving air across the base board and iSBX Multimodule board.
Humidity: 90% max relative (no condensation).
Shock: 30 g's of force for an 11 msec duration 3 times in 3 planes both sides (total of 18 drops).
Vibration: Sweeping from 10 Hz to 55 Hz and back to 10 Hz at a distance of 0.010 inches peak-to-peak lasting 15 minutes in each of three planes.

3.4 TIMING

Table 3-2 summarizes all the ac timing specifications. The timing diagrams are shown in figures 3-1 through 3-4.

**NOTE**

The input waveforms for the ac timing specifications are as follows:

![Timing Waveform Diagram]

3.5 DC SPECIFICATIONS

The dc specifications for the iSBX bus are summarized in table 3-3. The table is divided into two sections, output specifications and input specifications. The output specifications are the requirements

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Logical State</th>
<th>Electrical Signal Level</th>
<th>At Receiver</th>
<th>At Driver</th>
</tr>
</thead>
<tbody>
<tr>
<td>IORD/</td>
<td>0</td>
<td>H = TTL High State</td>
<td>5.25 ≥ H ≥ 2.0V</td>
<td>5.25 ≥ H ≥ 2.4V</td>
</tr>
<tr>
<td>IORD/</td>
<td>1</td>
<td>L = TTL Low State</td>
<td>0.8 ≥ L ≥ −0.5V</td>
<td>0.5 ≥ L ≥ 0V</td>
</tr>
<tr>
<td>IORD</td>
<td>0</td>
<td>L = TTL Low State</td>
<td>0.8 ≥ L ≥ −0.5V</td>
<td>0.5 ≥ L ≥ 0V</td>
</tr>
<tr>
<td>IORD</td>
<td>1</td>
<td>H = TTL High State</td>
<td>5.25 ≥ H ≥ 2.0V</td>
<td>5.25 ≥ H ≥ 2.4V</td>
</tr>
</tbody>
</table>

Vcc = 5 volts ±5% referenced to logical ground.
V = volts.

Table 3-1. Logical and Electrical States
on the output drivers of the iSBX Multimodule board. (i.e., the data bus output drivers must guarantee at least 1.6 mA @ 0.5 volts.) The output specifications in table 3-3 are the minimum drive requirements. The input specifications are the requirements of the receivers on the iSBX Multimodule board. (e.g., the loading of the address lines (MA0-MA2) can be no greater than 0.5 mA @ 0.8 volts.) Table 3-3 also summarizes the maximum loading permitted on an iSBX Multimodule interface at any one time.

### Table 3-2. iSBX Multimodule Board I/O AC Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min (ns)</th>
<th>Max (ns)</th>
<th>Figure Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>t₁₁</td>
<td>Address stable before read</td>
<td>50</td>
<td>—</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₂</td>
<td>Address stable after read</td>
<td>30</td>
<td>—</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₃</td>
<td>Read pulse width</td>
<td>300</td>
<td>—</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₄²</td>
<td>Data valid from read</td>
<td>0</td>
<td>250</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₅²</td>
<td>Data float after read</td>
<td>0</td>
<td>150</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₆</td>
<td>Time between RD and/or WRT</td>
<td>—</td>
<td>Note 3</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₇</td>
<td>CS stable before CMD</td>
<td>25</td>
<td>—</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₈</td>
<td>CS stable after CMD</td>
<td>30</td>
<td>—</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₉</td>
<td>Power up reset pulse width</td>
<td>50 Msec</td>
<td>—</td>
<td>3-5</td>
</tr>
<tr>
<td>t₁₀</td>
<td>Address stable before WRT</td>
<td>50</td>
<td>—</td>
<td>3-2</td>
</tr>
<tr>
<td>t₁₁₁</td>
<td>Address stable after WRT</td>
<td>30</td>
<td>—</td>
<td>3-2</td>
</tr>
<tr>
<td>t₁₁₂²</td>
<td>Write pulse width</td>
<td>300</td>
<td>—</td>
<td>3-2</td>
</tr>
<tr>
<td>t₁₁₃²</td>
<td>Data valid to write</td>
<td>250</td>
<td>—</td>
<td>3-2</td>
</tr>
<tr>
<td>t₁₁₄</td>
<td>Data valid after write</td>
<td>30</td>
<td>—</td>
<td>3-2</td>
</tr>
<tr>
<td>t₁₁₅</td>
<td>MCLK cycle</td>
<td>100</td>
<td>110</td>
<td></td>
</tr>
<tr>
<td>t₁₁₆</td>
<td>MCLK width</td>
<td>35</td>
<td>65</td>
<td></td>
</tr>
<tr>
<td>t₁₁₇¹</td>
<td>MWAIT/ pulse width</td>
<td>0</td>
<td>4 msec</td>
<td>3-2, 3-3</td>
</tr>
<tr>
<td>t₁₁₈</td>
<td>Reset pulse width</td>
<td>10 Msec</td>
<td>—</td>
<td>3-5</td>
</tr>
<tr>
<td>t₁₁₉</td>
<td>MCS/ to MWAIT/ valid</td>
<td>0</td>
<td>75</td>
<td>3-2, 3-3</td>
</tr>
<tr>
<td>t₁₂₀</td>
<td>DACK set up to I/O CMD</td>
<td>100</td>
<td>—</td>
<td>3-4</td>
</tr>
<tr>
<td>t₁₂₁</td>
<td>DACK hold</td>
<td>30</td>
<td>—</td>
<td>3-4</td>
</tr>
<tr>
<td>t₁₂₂</td>
<td>CMD to DMA ROT removed to end of DMA cycle</td>
<td>—</td>
<td>200</td>
<td>3-4</td>
</tr>
<tr>
<td>t₁₂₃</td>
<td>TDMA pulse width</td>
<td>500</td>
<td>—</td>
<td>3-4</td>
</tr>
<tr>
<td>t₁₂₄¹</td>
<td>MWAIT/ to valid read data</td>
<td>—</td>
<td>0</td>
<td>3-3</td>
</tr>
<tr>
<td>t₁₂₅¹</td>
<td>MWAIT/ to WRT CMD</td>
<td>0</td>
<td>—</td>
<td>3-2</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Required only if WAIT is activated.
2. If MWAIT/ not activated.
3. To be specified by each iSBX Multimodule board.
Table 3-3. iSBX Multimodule Board I/O DC Specifications

<table>
<thead>
<tr>
<th>Bus Signal Name</th>
<th>Type¹ Drive</th>
<th>IOL Max –Min (mA)</th>
<th>@ Volts (Vol Max)</th>
<th>IOH Max –Min (µA)</th>
<th>@ Volts (Voh Min)</th>
<th>Co (Min) (pf)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MD0-MDF</td>
<td>TRI</td>
<td>1.6</td>
<td>0.5</td>
<td>−200</td>
<td>2.4</td>
<td>130</td>
</tr>
<tr>
<td>MINTRO-1</td>
<td>TTL</td>
<td>2.0</td>
<td>0.5</td>
<td>−100</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>MDRQT</td>
<td>TTL</td>
<td>1.6</td>
<td>0.5</td>
<td>−50</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>MWAIT/</td>
<td>TTL</td>
<td>1.6</td>
<td>0.5</td>
<td>−50</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>OPT1-2</td>
<td>TTL</td>
<td>1.6</td>
<td>0.5</td>
<td>−50</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>MPST/</td>
<td>TTL</td>
<td>Note 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Input¹

<table>
<thead>
<tr>
<th>Bus Signal Name</th>
<th>Type² Receiver</th>
<th>IL Max (mA)</th>
<th>@ Vin MAX (volts) Test Cond.</th>
<th>IIN Max (µA)</th>
<th>@ Vin MAX (volts) Test Cond.</th>
<th>CI Max (pf)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MD0-MDF</td>
<td>TRI</td>
<td>−0.5</td>
<td>0.4</td>
<td>70</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>MA0-MA2</td>
<td>TTL</td>
<td>−0.5</td>
<td>0.4</td>
<td>70</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>MCS0/-MCS1/</td>
<td>TTL</td>
<td>−4.0</td>
<td>0.4</td>
<td>100</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>MRESET</td>
<td>TTL</td>
<td>−2.1</td>
<td>0.4</td>
<td>100</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>MDACK/</td>
<td>TTL</td>
<td>−1.0</td>
<td>0.4</td>
<td>100</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>IORD/ IOWR/</td>
<td>TTL</td>
<td>−1.0</td>
<td>0.4</td>
<td>100</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>MCLK</td>
<td>TTL</td>
<td>−2.0</td>
<td>0.4</td>
<td>100</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>OPT1-OPT2</td>
<td>TTL</td>
<td>−2.0</td>
<td>0.4</td>
<td>100</td>
<td>2.4</td>
<td>40</td>
</tr>
</tbody>
</table>

NOTES:
1. Per iSBX Multimodule I/O board.  
2. TTL = standard totem pole output. TRI = Three-state.  
3. iSBX Multimodule board must connect this signal to ground.

All Inputs: Max VIIL = 0.8V  
Min VIH = 2.0V

3.6 CONNECTOR ELECTRICAL REQUIREMENTS

The electrical requirements for the iSBX Multimodule connectors are as follows:

- Current Rating: 3 amps/contact  
- Dielectric withstand voltage: 1200 VRMS minimum  
- Insulation resistance: 1000 megohms minimum  
- Contact resistance: 0.01 ohms maximum

Temperature: -55°C to +122°C (-67°F to +252°F)
Humidity: 0-95% without condensation
Shock: 30G, 11 ± 1 milliseconds with half sine wave shape, 3 times in each plane
Vibration: +0.04 inch displacement, 15 one-minute sweeps 1.0 to 65 Hz 15G, 65 to 2000 Hz, three-minute dwell at resonant frequency in each plane

3.7 CONNECTOR ENVIRONMENTAL REQUIREMENTS

All connector electrical and mechanical specifica-
Figure 3-1. iSBX Multimodule Board Write Timing

Figure 3-2. iSBX Multimodule Board Read Timing

Figure 3-3. iSBX Multimodule Board DMA Timing
Figure 3-4. iSBX Multimodule Board Reset Timing
4.0 INTRODUCTION

This section describes all the physical attributes of an iSBX Multimodule board.

4.1 iSBX CONNECTOR

The iSBX connector is a custom made connector that is supplied by Intel. The male iSBX connector is attached to the iSBX Multimodule board and the female iSBX connector is attached to the base board. Figure 4-1 shows the dimensions of the 18/36 pin iSBX connector and also shows the pin numbering. Figure 4-2 shows the dimensions of the 22/44 pin iSBX connector and also shows the pin numbering. Table 4-1 lists the signal pin assignments. The following paragraphs describe the mechanical requirements for the connector.

4.2 MATERIALS AND FINISHES

4.3. INSULTOR

30% glass reinforced nylon.

4.4 COLOR

Plastic tech alloy BL087 or equivalent.

4.5 CONTACTS

Phosphor bronze alloy CDA 510.

4.6 FINISH

Gold plate per MIL-G-45204, type II, grade C, 0.000025" minimum thick, over nickel plate per QQ-N-290, class I, 0.000050" to 0.000080" thick.

Figure 4-1. 18/36 Pin iSBX Connector
4.7 NUMBER OF POSITIONS
18/36 (22/44 for 8/16-bit) dual row on 0.1" centers.

4.8 MATING AND UNMATING DURABILITY
The 18/36 pin male and female, the 22/44 pin male and female, or the 18/36 pin male and the 22/44 pin female connectors will withstand 200 cycles minimum of mating and unmating while meeting all electrical and mechanical specifications except paragraph 4-6.

4-9. CONTACT RETENTION FORCE
Minimum axial force in either direction which a contact must withstand while remaining firmly fixed in its normal position within the insulator is 3 pounds.

4.10 CONNECTOR MATING AND UNMATING FORCES
The 18/36 pin male and female, the 22/44 pin male and female, or the 22/44 pin female with the 18/36 pin male will require 20 pounds maximum mating force. The unmating force of these connectors will be 5 to 30 pounds.

4.11 INSERTION AND WITHDRAWAL FORCE
One to ten ounces of force per contact (contacts only) in connectors 103109-001 and 103059-001 or 103824-001.

4.12 TESTING METHOD
The connector pair is to be tested with a semi-rigid fixture. This fixture shall allow enough lateral movement misalignment of a connector pair. At the same time, the fixture must ensure that one end of the connector does not separate before the other end (i.e., the two connectors must be held parallel to each other). The measuring device must have a resolution of at least 0.25 pounds and an accuracy of at least 0.1 pounds.

---

All dimensions are in inches and unless otherwise specified tolerances are: \( \pm 0.01 \), \( \pm 0.005 \).

---

Figure 4-2. 22/44 Pin iSBX Connector
Table 4-1. iSBX Signal Pin Assignments

<table>
<thead>
<tr>
<th>Pin¹</th>
<th>Mnemonic</th>
<th>Description</th>
<th>Pin¹</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>43</td>
<td>MD8</td>
<td>MDATA Bit 8</td>
<td>44</td>
<td>MD9</td>
<td>MDATA Bit 9</td>
</tr>
<tr>
<td>41</td>
<td>MDA</td>
<td>MDATA Bit A</td>
<td>42</td>
<td>MDB</td>
<td>MDATA Bit F</td>
</tr>
<tr>
<td>39</td>
<td>MDC</td>
<td>MDATA Bit C</td>
<td>40</td>
<td>MDD</td>
<td>MDATA Bit D</td>
</tr>
<tr>
<td>37</td>
<td>MDE</td>
<td>MDATA Bit E</td>
<td>38</td>
<td>MDF</td>
<td>MDATA Bit F</td>
</tr>
<tr>
<td>35</td>
<td>GND</td>
<td>Signal Gnd</td>
<td>36</td>
<td>+5V</td>
<td>+5 Volts</td>
</tr>
<tr>
<td>33</td>
<td>MD0</td>
<td>MDATA Bit 0</td>
<td>34</td>
<td>MDROT</td>
<td>M DMA Request</td>
</tr>
<tr>
<td>31</td>
<td>MD1</td>
<td>MDATA Bit 1</td>
<td>32</td>
<td>MDACK/</td>
<td>M DMA Acknowledge</td>
</tr>
<tr>
<td>29</td>
<td>MD2</td>
<td>MDATA Bit 2</td>
<td>30</td>
<td>OPTO</td>
<td>Option 0</td>
</tr>
<tr>
<td>27</td>
<td>MD3</td>
<td>MDATA Bit 3</td>
<td>28</td>
<td>OPT1</td>
<td>Option 1</td>
</tr>
<tr>
<td>25</td>
<td>MD4</td>
<td>MDATA Bit 4</td>
<td>26</td>
<td>TDMA</td>
<td>Terminate DMA</td>
</tr>
<tr>
<td>23</td>
<td>MD5</td>
<td>MDATA Bit 5</td>
<td>24</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>MD6</td>
<td>MDATA Bit 6</td>
<td>22</td>
<td>MCS0/</td>
<td>M Chip Select 0</td>
</tr>
<tr>
<td>19</td>
<td>MD7</td>
<td>MDATA Bit 7</td>
<td>20</td>
<td>MCS1/</td>
<td>M Chip Select 1</td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
<td>Signal Gnd</td>
<td>18</td>
<td>+5V</td>
<td>+5 Volts</td>
</tr>
<tr>
<td>15</td>
<td>IORD/</td>
<td>I/O Read Cmd</td>
<td>16</td>
<td>MWAIT/</td>
<td>M Wait</td>
</tr>
<tr>
<td>13</td>
<td>IOWRT/</td>
<td>I/O Write Cmd</td>
<td>14</td>
<td>MINTR0</td>
<td>M Interrupt 0</td>
</tr>
<tr>
<td>11</td>
<td>MA0</td>
<td>M Address 0</td>
<td>12</td>
<td>MINTR1</td>
<td>M Interrupt 1</td>
</tr>
<tr>
<td>9</td>
<td>MA1</td>
<td>M Address 1</td>
<td>10</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>MA2</td>
<td>M Address 2</td>
<td>8</td>
<td>MPST/</td>
<td>iSBX Multimodule Board Present</td>
</tr>
<tr>
<td>5</td>
<td>RESET</td>
<td>Reset</td>
<td>6</td>
<td>MCLK</td>
<td>M Clock</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>Signal Gnd</td>
<td>4</td>
<td>+5V</td>
<td>+5 Volts</td>
</tr>
<tr>
<td>1</td>
<td>+12V</td>
<td>+12 Volts</td>
<td>2</td>
<td>-12V</td>
<td>-12 Volts</td>
</tr>
</tbody>
</table>

Notes:
1. Pins 37-44 are used only on 8/16-bit systems
2. All undefined pins are reserved for future use.

4.13 iSBX Multimodule Board Height Requirement

Figure 4-3 shows the iSBX Multimodule board height requirements. The total board height minus the iSBX connector is:

- Maximum component height (0.400 Max) 0.400
- P.C. board thickness (0.62 ± 0.005) 0.067
- Component lead length (0.093 Max) 0.093
- 0.560 inches

4.14 iSBX Multimodule Board Outline

The iSBX Multimodule boards will have two standard board outlines and one variation. Figures 4-4A through 4-4C show the iSBX Multimodule board outlines.
Figure 4-3. iSBX Multimodule Board Height

All dimensions are in inches and unless otherwise specified tolerances are: .001, .005.

Figure 4-4A. iSBX Multimodule Board Outline
4.15 ISBX MULTIMODULE BOARD USER I/O CONNECTOR OUTLINES

The top of the ISBX Multimodule board can be defined by the user. Figure 4-5A through Figure 4-5C show the dimensions of suggested top edge connectors for the most common designs.
All dimensions are in inches and unless otherwise specified tolerances are: \( \pm 0.01 \), \( \pm 0.005 \).

**Figure 4-5A. 13/26 Pin Connector**

All dimensions are in inches and unless otherwise specified tolerances are: \( \pm 0.01 \), \( \pm 0.005 \).

**Figure 4-5B. 25/50 Pin Connector**
All dimensions are in inches and unless otherwise specified tolerances are ±.001.

Figure 4-5C. 13/26 and 20/40 Pin Connector
5.0 INTRODUCTION

This section provides a functional description of a design example. The design example that will be used is an iSBX 351 Serial Multimodule Board. The functional description includes details on the RS232C and RS422/499 communications interface signals, the interface signals between the iSBX Multimodule board and the host iSBC microcomputer, and the clock generation hardware on the iSBX Multimodule board. Figure 5-1 shows a block diagram of the iSBX Multimodule board.

5.1 SERIAL I/O COMMUNICATIONS CHANNEL INTERFACE

Default wiring of the iSBX 351 Serial I/O Multimodule board is for RS232C operation. To convert to RS422/499 operation, move the two 8-circuit shorting plugs from sockets XU6 and XU7 to XU4 and XU5.
The serial interface provides RS232C or RS422 buffers for eight lines. These lines are the Data In, Data Out, Request to Send, Clear to Send, Data Set Ready, Data Terminal Ready, Receive Clock, and DTE Transmit Clock. All necessary driver and receiver chips are supplied with the board.

5.2 CPU INTERFACE

The interface between the host iSBC microcomputer and the iSBC 351 Serial I/O Multimodule board consists of several signals that are defined in the following paragraphs. The dc characteristics for these signals is given in table 5-1.

RESET (Reset). This active high input signal to the 8251A USART places the USART chip into the IDLE mode until a new set of control words is written to the chip.

MA0 (Address bit 0). This active high input to the 8251A USART and to the 8253 is used in conjunction with IORD/ and IOWRT/ signals to define which register on the 8251A or 8253 is addressed.

MA1 (Address bit 1). This active high input signal to the 8253 is used in conjunction with MA0 to select one of the counters to be operated on in the 8253 and to address the control word register for mode selection.

IORD/ (I/O Read). This active low input signal to the iSBC Multimodule board performs one of two functions depending on the chip selected. When low, IORD/ informs the 8251A that the host iSBC microcomputer is reading data or status from the 8251A, and it informs the 8253 that the host iSBC microcomputer is reading the value of a counter.

IOWRT/ (I/O Write). This active low input to the iSBC Multimodule board may perform one of two functions dependent on chip select. When low, IOWRT/ informs the 8251A that the host iSBC microcomputer is writing data or control words to the 8251A. IOWRT/ also informs the 8253 that the host iSBC microcomputer is outputting mode information or loading counters.

MCS0/ (Chip Select). This active low input signal to the 8251A USART enables it to perform read and write operations. When MCS0/ is high, the USART data bus is held in a float state and the IORD/ and IOWRT/ signals do not effect the USART.

<table>
<thead>
<tr>
<th>Table 5-1. iSBC 351 DC Characteristics</th>
</tr>
</thead>
</table>

### Output

<table>
<thead>
<tr>
<th>Bus Signal Name</th>
<th>Type Drive</th>
<th>IOH Max (mA)</th>
<th>IOH Min (mA)</th>
<th>IOH Max (μA)</th>
<th>IOH Min (μA)</th>
<th>C0 (Min) (pf)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MD0-MD7</td>
<td>TRI</td>
<td>2.2</td>
<td>0.45</td>
<td>-390</td>
<td>2.4</td>
<td>130</td>
</tr>
<tr>
<td>MINTRO-1</td>
<td>TTL</td>
<td>2.2</td>
<td>0.45</td>
<td>-200</td>
<td>2.4</td>
<td>40</td>
</tr>
<tr>
<td>OPT0-1</td>
<td>TTL</td>
<td>2.2</td>
<td>0.45</td>
<td>-200</td>
<td>2.4</td>
<td>40</td>
</tr>
</tbody>
</table>

### Input

<table>
<thead>
<tr>
<th>Bus Signal Name</th>
<th>Type Receiver</th>
<th>Ilh Max (mA)</th>
<th>Vin MAX (V)</th>
<th>Ihh Max (mA)</th>
<th>Vin MIN (V)</th>
<th>Ci (Max) (pf)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MD0-MD7</td>
<td>TRI</td>
<td>0.02</td>
<td>0.8</td>
<td>0.02</td>
<td>2.2</td>
<td>40</td>
</tr>
<tr>
<td>MA0-1</td>
<td>TTL</td>
<td>0.02</td>
<td>0.8</td>
<td>0.02</td>
<td>2.2</td>
<td>20</td>
</tr>
<tr>
<td>MCS0/-1/</td>
<td>TTL</td>
<td>-0.01</td>
<td>0.8</td>
<td>0.01</td>
<td>2.2</td>
<td>20</td>
</tr>
<tr>
<td>RESET</td>
<td>TTL</td>
<td>-0.01</td>
<td>0.8</td>
<td>0.02</td>
<td>2.0</td>
<td>20</td>
</tr>
<tr>
<td>IORD/, IOWRT/</td>
<td>TTL</td>
<td>0.02</td>
<td>0.8</td>
<td>0.02</td>
<td>2.2</td>
<td>40</td>
</tr>
<tr>
<td>OPT0-1</td>
<td>TTL</td>
<td>-1.6</td>
<td>0.8</td>
<td>0.02</td>
<td>2.2</td>
<td>40</td>
</tr>
</tbody>
</table>

**TTL = Standard totem pole output.**

**TRI = Three state output.**

5-2
MCS1/ (Chip Select). This active low input signal to the 8253 PIT enables it to perform read and write operations. However, MCS1/ has no effect on the operation of the internal counters in the 8253.

MD0-MD7 (Bidirectional Data Bus). These active high I/O lines are the iSBX Multimodule boards’ tie-in to the host iSBC microcomputer data bus. MD0 through MD7 transfer data, commands, and status between the iSBX Multimodule board and the host iSBC microcomputer.

MINTR0, MINTR1 (Interrupt Request Lines). These active high output lines may be jumpered to OUT 0, or OUT 1 on the 8253, or to TXRDY or RXRDY on the 8251A.

OPT0, OPT1 (Option Lines). These active high I/O lines are included to give the iSBX Multimodule board greater functional flexibility. These lines may be user-configured for special functions.

5.3 INTERFACE BUFFERING

Interface buffering is provided by three receiver/driver logic elements U1, U2, and U3. U1 is an input buffer that may be used with either RS232C or RS442 configuration, depending on the position of the mode selection header blocks. U2 provides RS422 output buffering, and U3 provides RS232C output buffering.

5.4 CLOCK GENERATION CIRCUITRY

The iSBX 351 board includes an 8224 Clock Generator chip that creates a 2.46 MHz output from a 22.1148 MHz crystal input. The output is then passed through a synchronous four-bit counter which generates a 1.23 MHz clock and a 153.6 KHz clock to drive the 8253 PIT. The clock output frequency labeled OUT 2, which is produced by the 8253 PIT, will vary according to the configuration and programming of the PIT chip.

The two remaining clock frequencies output from the 8253 PIT are jumper selectable to generate interrupts for the iSBX Multimodule board.

5.5 AC SPECIFICATIONS

The ac specifications for the iSBX 351 Serial Multimodule Board are listed in Table 5-2. Figures 5-2 and 5-3 define the timing parameters for the iSBX 351 board.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min (ns)</th>
<th>Max (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>t1</td>
<td>Address stable before IORD/</td>
<td>50</td>
<td>—</td>
</tr>
<tr>
<td>t2</td>
<td>Address stable after IORD/</td>
<td>30</td>
<td>—</td>
</tr>
<tr>
<td>t3</td>
<td>READ pulse width</td>
<td>300</td>
<td>—</td>
</tr>
<tr>
<td>t4</td>
<td>Data valid from IORD/</td>
<td>—</td>
<td>250</td>
</tr>
<tr>
<td>t5</td>
<td>Data float after IORD/</td>
<td>0</td>
<td>100</td>
</tr>
<tr>
<td>t6</td>
<td>Time between commands</td>
<td>1000</td>
<td>—</td>
</tr>
<tr>
<td>t7</td>
<td>CS stable before CMD</td>
<td>25</td>
<td>—</td>
</tr>
<tr>
<td>t8</td>
<td>CS stable after CMD</td>
<td>30</td>
<td>—</td>
</tr>
<tr>
<td>t9</td>
<td>Address stable before IOWRT/</td>
<td>50</td>
<td>—</td>
</tr>
<tr>
<td>t10</td>
<td>Address stable after IOWRT/</td>
<td>30</td>
<td>—</td>
</tr>
<tr>
<td>t11</td>
<td>WRITE pulse width</td>
<td>300</td>
<td>—</td>
</tr>
<tr>
<td>t12</td>
<td>Data valid to IOWRT/</td>
<td>250</td>
<td>—</td>
</tr>
<tr>
<td>t13</td>
<td>Data valid after IOWRT/</td>
<td>30</td>
<td>—</td>
</tr>
<tr>
<td>t14</td>
<td>Reset pulse width</td>
<td>2.9 msec</td>
<td>—</td>
</tr>
</tbody>
</table>

NOTES:
1. During initialization, all writes to the control port: \( t_6 = 1.92 \mu s \). After initialization in asynchronous mode all writes to the control port: \( t_6 = 2.56 \mu s \). After initialization in synchronous mode all writes to the control port: \( t_6 = 5.12 \mu s \). All writes to the data port: Depends upon the baud rate since TXRDY must be true.
Figure 5-2. READ Timing

Figure 5-3. WRITE Timing
Figure A-1 shows all component height requirements associated with iSBX Multimodule boards. The total height of a base board and iSBX Multimodule board is 1.127 inches. The elements of this height are as follows:

- Component lead length (Solder side base board) (0.90 Typ) 0.093 (Max)
- Base board P.C. (0.062 ±0.005) 0.067 (Max)
- Base board to iSBX Multimodule board Spacing 0.500

iSBX Multimodule board P.C. (0.062 ±0.005) 0.067 (Max)
Component height of iSBX Multimodule board 0.400 (Max)

1.127 inches

The iSBX Multimodule board and base board will be mechanically connected together in two places. These two points are the iSBX connector and a nylon screw/spacer assembly. The screw is a 6-32 x ½ inch and the spacer is ½ inch long.

Figure A-1. Component Height Outline
REQUEST FOR READER'S COMMENTS

Intel Corporation attempts to provide documents that meet the needs of all Intel product users. This form lets you participate directly in the documentation process.

Please restrict your comments to the usability, accuracy, readability, organization, and completeness of this document.

1. Please specify by page any errors you found in this manual.

________________________________________________________

________________________________________________________

________________________________________________________

________________________________________________________

2. Does the document cover the information you expected or required? Please make suggestions for improvement.

________________________________________________________

________________________________________________________

________________________________________________________

________________________________________________________

3. Is this the right type of document for your needs? Is it at the right level? What other types of documents are needed?

________________________________________________________

________________________________________________________

________________________________________________________

________________________________________________________

4. Did you have any difficulty understanding descriptions or wording? Where?

________________________________________________________

________________________________________________________

________________________________________________________

________________________________________________________

5. Please rate this document on a scale of 1 to 10 with 10 being the best rating. ____________

NAME ____________________________________________ DATE ____________

TITLE ______________________________________________

COMPANY NAME/DEPARTMENT ____________________________

ADDRESS ____________________________________________

CITY _________________________________________________ STATE _____ ZIP CODE ____________

Please check here if you require a written reply. □
WE'D LIKE YOUR COMMENTS . . .

This document is one of a series describing Intel products. Your comments on the back of this form will help us produce better manuals. Each reply will be carefully reviewed by the responsible person. All comments and suggestions become the property of Intel Corporation.

BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO. 79 BEAVERTON, OR

POSTAGE WILL BE PAID BY ADDRESSEE

Intel Corporation
5200 N.E. Elam Young Pkwy.
Hillsboro, Oregon 97123

O.M.S. Technical Publications